Data path decoding technique for an embedded memory array

Details Data path decoding technique for an embedded memory array Data path decoding technique for an embedded memory array

2003-02-25

2003-09-23

Mai, Son (Department: 2818)

Static information storage and retrieval

Read/write circuit

For complementary information

C365S063000, C365S189020, C365S230060

Reexamination Certificate

active

06625069

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates, in general, to the field of integrated circuit (“IC”) memory devices and those ICs incorporating embedded dynamic random access memory (“DRAM”). More particularly, the present invention relates to a data path decoding technique of especial applicability to DRAM devices and those ICs incorporating an embedded memory array.
In typical embedded DRAM architectures, local and global data read/write lines are often employed. In operation, the local read/write lines need to be selectively connected and disconnected to the global read/write lines as various sub-arrays are selected and de-selected to preclude data bus contention. In most designs., the local data lines tend to become relatively long with concomitantly large resistance and capacitance then resulting. Moreover, if the page length becomes long, a great deal of on-chip area is consumed with the routing of column address lines. For example, with sixteen bit column designs, column lines Y
0
through Y
15
must generally be routed through the sense amplifier region itself.
SUMMARY OF THE INVENTION
The data path decoding technique and architecture of the present invention advantageously obviates the shortcomings of these prior designs by providing what is, in essence, a second level of decoding. This uniquely results in a need for fewer column select lines and even shorter local data lines. Further, the technique and architecture of the present invention requires no additional on-chip area to that of prior techniques and adds no new gate delays or pass gates to the critical read data or write data paths. This is accomplished by effectively incorporating an address function in with the read/write enable (“RWEN”) or separate read enable (“REN”) and write enable (“WEN”) signals. Consequently, half as many column select lines need be routed to the sense amplifiers since a second level of column decoding is thereby provided.
Particularly disclosed herein is an integrated circuit device including a memory array having a data path which comprises N column lines and first and second groups of N sense amplifiers respectively couplable to first and second pairs of complementary local data lines in response to signals on the N column lines. First and second local read/write circuits are respectively coupled to the first and second pairs of complementary local data lines and complementary global data lines are selectively couplable to either of the first and second pairs of complementary local data lines in response to first and second enable signals applied to the first and second local read/write circuits.
Further disclosed herein is an integrated circuit device including a memory array having a data path which comprises N read column lines and N write column lines. First and second groups of N sense amplifiers are respectively couplable to first and second pairs of complementary local data read lines in response to signals on the N read column lines and to first and second pairs of complementary local data write lines in response to signals on the N write column lines. First and second local read circuits are respectively coupled to the first and second pairs of complementary local data read lines and first and second local write circuits are also respectively coupled to the first and second pairs of complementary local data write lines. Complementary global data read lines are selectively couplable to either of the first and second pairs of complementary local data read lines in response to first and second read enable signals applied to the first and second local read circuits and complementary global data write lines are selectively couplable to either of the first and second pairs of complementary local data write lines in response to first and second write enable signals applied to the first and second local write circuits.


REFERENCES:
patent: 5724291 (1998-03-01), Matano
patent: 5781493 (1998-07-01), Kobayashi
patent: 6125070 (2000-09-01), Tomishima
patent: 6542428 (2003-04-01), Hidaka

Affiliated with

Also associated with

Rating

Data path decoding technique for an embedded memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data path decoding technique for an embedded memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data path decoding technique for an embedded memory array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3053793