Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2006-07-07
2008-10-28
Shin, Christopher B (Department: 2181)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C710S033000, C710S065000, C710S308000
Reexamination Certificate
active
07444442
ABSTRACT:
A method of reducing data transfer overheads in a 32-bit bus interface unit direct memory access architecture. The method comprises the steps of identifying the optimal number of data elements, that can be accessed as a single full-word transfer, setting data packing criteria and analysing the data pattern and determining the impact of offset direction on data packing. If the packing criteria are met, the data is compacted and fetched in four bytes or two half-words in one transaction by performing a full-word transfer instead of a partial transfer. If the packing criteria are not met, a single byte or a single half word is fetched. This invention provides a system for reducing data transfer overheads. The system comprises of an external address generation unit for generating external memory addresses and corresponding byte enables and a read local address generation unit for generating internal memory addresses and corresponding byte enables.
REFERENCES:
patent: 5436892 (1995-07-01), Tago et al.
patent: 5608889 (1997-03-01), Werlinger et al.
patent: 5983301 (1999-11-01), Baker et al.
patent: 6742063 (2004-05-01), Hellum et al.
patent: 6816921 (2004-11-01), Jahnke et al.
patent: 6954818 (2005-10-01), Kent
patent: 2004/0255072 (2004-12-01), Kiris
patent: 2005/0036516 (2005-02-01), Cheung et al.
patent: 2006/0294447 (2006-12-01), Mackey
Dabral Shashank
Valmiki Ramanujan K
Shin Christopher B
Tankha Ash
LandOfFree
Data packing in a 32-bit DMA architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data packing in a 32-bit DMA architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data packing in a 32-bit DMA architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3992003