Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent
1995-12-22
1997-09-09
Hudspeth, David R.
Electronic digital logic circuitry
Interface
Supply voltage level shifting
326 33, 326 58, 326 83, H03K 190185, H03K 190948
Patent
active
056660693
ABSTRACT:
A voltage output clamp circuit includes a reference voltage generator, a switched differential operational amplifier, and an output driver circuit. The reference voltage generator has a first input coupled to a first reference voltage and a second input coupled to a second reference voltage. An output of the reference voltage generator is coupled to a first input of the switched differential operational amplifier. The output of the operational amplifier is coupled to an input of the output driver circuit and an output of the output driver circuit is coupled to a second input of the operational amplifier, providing a feedback path. The voltage output clamp circuit may further include a first NAND gate receiving a first logical signal and an output enable signal and providing an output. The output of the first NAND gate may be coupled to an input of a first transistor which is arranged to provide an electrical path between the first reference voltage and the operational amplifier. The voltage output damp may further have a second NAND gate which receives a second logical signal and the output enable signal. An output of the second NAND gate is coupled to the output driver circuit.
REFERENCES:
patent: 4412347 (1983-10-01), Lipcon
patent: 4555642 (1985-11-01), Morales
patent: 4763021 (1988-08-01), Stickel
patent: 4820937 (1989-04-01), Hsieh
patent: 4992677 (1991-02-01), Ishibashi et al.
patent: 5166558 (1992-11-01), Ohsawa
patent: 5184035 (1993-02-01), Sugibayashi
patent: 5206550 (1993-04-01), Mehta
patent: 5257146 (1993-10-01), Price, Jr. et al.
patent: 5280200 (1994-01-01), Tarng
patent: 5283484 (1994-02-01), Brehmer et al.
patent: 5296760 (1994-03-01), Oertle et al.
patent: 5371552 (1994-12-01), Brummette et al.
patent: 5382917 (1995-01-01), Miyake et al.
patent: 5384503 (1995-01-01), Shu et al.
patent: 5390101 (1995-02-01), Brown
patent: 5394037 (1995-02-01), Josephson et al.
patent: 5404333 (1995-04-01), Mehta
patent: 5418482 (1995-05-01), Wong et al.
patent: 5426385 (1995-06-01), Lai
patent: 5434717 (1995-07-01), Yoshinaga et al.
patent: 5438287 (1995-08-01), Faue
patent: 5453704 (1995-09-01), Kawashima
patent: 5528172 (1996-06-01), Sundstrom
patent: 5541534 (1996-07-01), Cao et al.
Horenstein. Microelectronic Circuits and Devices. Prentice Hall, 1990. pp. 752-755.
Cypress Semiconductor Corp.
Hudspeth David R.
Santamauro Jon
LandOfFree
Data output stage incorporating an inverting operational amplifi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data output stage incorporating an inverting operational amplifi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data output stage incorporating an inverting operational amplifi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-72507