Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-04-17
2007-04-17
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S310000, C710S311000
Reexamination Certificate
active
11064569
ABSTRACT:
A bus bridge for coupling between a first bus and a second includes: at least one data buffer; data load logic and data unload logic. The data load logic places received data in the at least one data buffer, wherein the data is received at the bus bridge from across the first bus in a first data ordering. The data unload logic automatically translates the received data from the first data ordering to a second data ordering during unloading of the data from the at least one data buffer for transfer across the second bus, wherein the first data ordering and the second data ordering are each a different one of a linear data ordering and an interleaved data ordering.
REFERENCES:
patent: 4281381 (1981-07-01), Ahuja et al.
patent: 5038346 (1991-08-01), Courtois
patent: 5546546 (1996-08-01), Bell et al.
patent: 5581705 (1996-12-01), Passint et al.
patent: 5740409 (1998-04-01), Deering
patent: 5778096 (1998-07-01), Stearns
patent: 5835739 (1998-11-01), Bell et al.
patent: 5841973 (1998-11-01), Kessler et al.
patent: 5893151 (1999-04-01), Merchant
patent: 6021451 (2000-02-01), Bell et al.
patent: 6124868 (2000-09-01), Asaro et al.
patent: 6247086 (2001-06-01), Allingham
patent: 6363438 (2002-03-01), Williams et al.
patent: 6405276 (2002-06-01), Chen et al.
patent: 6449699 (2002-09-01), Franke et al.
patent: 6571308 (2003-05-01), Reiss et al.
patent: 6668309 (2003-12-01), Bachand et al.
patent: 6694383 (2004-02-01), Nguyen et al.
patent: 6725296 (2004-04-01), Craddock et al.
patent: 6799317 (2004-09-01), Heywood et al.
patent: 6801207 (2004-10-01), Tischler et al.
patent: 6801208 (2004-10-01), Keshava et al.
patent: 6816161 (2004-11-01), Lavelle et al.
patent: 6820143 (2004-11-01), Day et al.
patent: 6820174 (2004-11-01), Vanderwiel
patent: 6889284 (2005-05-01), Nizar et al.
patent: 6978319 (2005-12-01), Rostoker et al.
patent: 2004/0117592 (2004-06-01), Day et al.
patent: 2004/0162946 (2004-08-01), Day et al.
patent: 2004/0168011 (2004-08-01), Hemming
patent: 2004/0263519 (2004-12-01), Andrews et al.
patent: 2006/0069788 (2006-03-01), Blackmore et al.
patent: 2006/0156199 (2006-07-01), Palanki et al.
John L. Hennessy et al.,Computer Architecture: A Quantitative Approach, Second Edition, Chapter 8: Multiprocessors, Morgan Kaufmann Publishing, pp. 638-639 and 680 (1996).
Horton Robert S.
Ogilvie Clarence R.
Woodruff Charles S.
Auve Glenn A.
Heslin Rothenberg Farley & & Mesiti P.C.
LandOfFree
Data ordering translation between linear and interleaved... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data ordering translation between linear and interleaved..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data ordering translation between linear and interleaved... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3758970