Data memory unit and method for storing data into a lockable cac

Details Data memory unit and method for storing data into a lockable cac Data memory unit and method for storing data into a lockable cac

1997-05-05

1998-06-02

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711145, 39580026, G06F 1200

Patent

active

057617120

ABSTRACT:
A data memory unit having a load/store unit and a data cache is provided which allows store instructions that are part of a load-op-store instruction to be executed with one access to a data cache. The load/store unit is configured with a load/store buffer having a checked bit and a way field for each buffer storage location. For load-op-store instructions, the checked bit associated with the store portion of the of the instruction is set when the load portion of the instruction accesses and hits the data cache. Also, the way field associated with the store portion is set to the way of the data cache in which the load portion hits. The data cache is configured with a locking mechanism for each cache line stored in the data cache. When the load portion of a load-op-store instruction is executed, the associated line is locked such that the line will remain in the data cache until a store instruction executes. In this way, the store portion of the load-op-store instruction is guaranteed to hit the data cache. The store may then store its data into the data cache without first performing a read cycle to determine if the store address hits the data cache.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5163142 (1992-11-01), Mageau
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5377345 (1994-12-01), Chang et al.
patent: 5432918 (1995-07-01), Stamm
patent: 5471598 (1995-11-01), Quattromani et al.
patent: 5487162 (1996-01-01), Tanaka et al.
patent: 5526510 (1996-06-01), Akkary et al.
patent: 5557763 (1996-09-01), Senter et al.
patent: 5588126 (1996-12-01), Abramson et al.
"Handling Reservations in Multiple-Level Cache", IBM TDB, US, vol. 36, pp. 441-446, Dec. 1993.
"Memory Arbitration with Out of Order Execution in Conjunction with a RISC System", IBM TDB, US, vol. 35, pp. 62-64, Sep. 1992.
Mike Johnson, Superscalar Microprocessor Design, Prentice-Hall, pp. 147-158, 1991.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
International Search Report for PCT/US 96/11988 dated Apr. 16, 1997.

Affiliated with

Also associated with

Rating

Data memory unit and method for storing data into a lockable cac does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data memory unit and method for storing data into a lockable cac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data memory unit and method for storing data into a lockable cac will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1474740