Data memory circuit

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S167000, C365S222000, C710S005000

Reexamination Certificate

active

10817504

ABSTRACT:
A data memory circuit is provided. In one embodiment, the data memory circuit comprises a plurality of addressable memory cells, a command decoding device for decoding external commands and a control device for controlling or initiating operations for the operation of the data memory circuit in each case in a manner dependent on the decoded commands. The memory circuit has critical operating states in which the execution of specific commands is impermissible resulting in the course of specific operations in the data memory circuit, wherein a command buffer device buffer-stores commands received during the duration of their impermissibility and releases them for execution after the end of their impermissibility.

REFERENCES:
patent: 6377509 (2002-04-01), Yagishita
patent: 6385691 (2002-05-01), Mullarkey et al.
patent: 6404689 (2002-06-01), Kirihata et al.
patent: 6898683 (2005-05-01), Nakamura
patent: 2002/0145930 (2002-10-01), Bando
German Examination Report dated Jan. 29, 2004.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data memory circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3904679

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.