Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2006-08-15
2006-08-15
Bayard, Emmanuel (Department: 2638)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S373000
Reexamination Certificate
active
07092472
ABSTRACT:
A circuit for adjusting the phase of a clock signal. A first sampling circuit generates a sequence of data samples in response to transitions of the clock signal, each of the data samples having either a first state or a second state according to whether an incoming signal exceeds a first threshold. An second sampling circuit generates an error sample in response to one of the transitions of the clock signal, the error sample having either the first state or the second state according to whether the incoming signal exceeds a second threshold. A phase adjust circuit adjusts the phase of the clock signal if the sequence of data samples matches a predetermined pattern and based, at least in part, on whether the error sample has the first state or the second state.
REFERENCES:
patent: 5546424 (1996-08-01), Miyake
patent: 5668830 (1997-09-01), Georgiou et al.
patent: 5757297 (1998-05-01), Ferraiolo et al.
patent: 5778217 (1998-07-01), Kao
patent: 6885691 (2005-04-01), Lyu
Aboulnasr, T. et al., “Characterization of a Symbol Rate Timing Recovery Technique for a 2B1Q Digital Receiver,” IEEE Trans. on Communications, vol. 42, Nos. 2/3/4, pp. 1409-1414, Feb.-Apr. 1994.
Armstrong, J. “Symbol Synchronization Using Baud-Rate Sampling and Data-Sequence-Dependent Signal Processing,” IEEE Trans. on Communications, vol. 39, No. 1, pp. 127-132, Jan. 1991.
Mueller, K. et al., “Timing Recovery in Digital Synchronous Data Receivers,” IEEE Trans. on Communications, vol. Com-24, No. 5, pp. 516-531, May 1976.
Hoke et al., Self-timed interface for S/390 I/O subsystem interconnection, International Business Machines Corporation, J. Res. Develop. vol. 43 No. 5/6, Sep./Nov. 1999.
Bayard Emmanuel
Rambus Inc.
Shemwell Mahamedi LLP
LandOfFree
Data-level clock recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data-level clock recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data-level clock recovery will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3679284