Data invalid signal for non-deterministic latency in a...

Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07571297

ABSTRACT:
An apparatus, system, and method for a data invalid signal for non-deterministic latency in memory are described. The apparatus may include a memory to determine that data to be buffered for a data burst cannot be guaranteed in time to satisfy a deterministic latency parameter. The memory may provide an indication that the data cannot be guaranteed. Other embodiments are described and claimed.

REFERENCES:
patent: 5944805 (1999-08-01), Ricks et al.
patent: 7257632 (2007-08-01), Zhang et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data invalid signal for non-deterministic latency in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data invalid signal for non-deterministic latency in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data invalid signal for non-deterministic latency in a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4104208

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.