Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2005-08-09
2005-08-09
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C712S011000, C712S020000, C712S032000
Reexamination Certificate
active
06928535
ABSTRACT:
An image input section and a signal processing section are provided. The image input section includes an array of pixel in which a plurality of pixels having a CMOS type photoelectric converting element for converting incident light to an electric signal are arranged in a matrix, and a data read-out circuit having the same number of A/D converters as the number of the pixels arranged in one row of the array of pixel and serving to convert the analog signal converted by the pixels into a digital signal and to output the digital signal. The signal processing section includes plurality of processors. Each of the processors includes a plurality of processing elements (PE) provided on the A/D converter provided in the data read-out circuit by one to one. Moreover, a plurality of PEs provided in each of the processors have the same data processing function in the same processor. Furthermore, the PEs in the processor carry out a signal processing in parallel in response to an instruction.
REFERENCES:
patent: 3308436 (1967-03-01), Borck, Jr. et al.
patent: 3537074 (1970-10-01), Stokes et al.
patent: 4684991 (1987-08-01), Forchheimer et al.
patent: 5253346 (1993-10-01), Okabayashi et al.
patent: 5694495 (1997-12-01), Hara et al.
patent: 5949483 (1999-09-01), Fossum et al.
patent: 6166367 (2000-12-01), Cho
patent: 6303923 (2001-10-01), Wadsworth et al.
patent: 2001/0012070 (2001-08-01), Enod et al.
Jeffrey C. Gealow et al., “System Design For Pixel-Parallel Image Processing”, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 4, No. 1, pp. 32-41, Mar. 1996.
Jeffrey C. Gealow et al., “A Pixel-Parallel Image Processor Using Logic Pitch-Matched To Dynamic Memory”, IEEE Journal Of Solid-State Circuits, vol. 34, No. 6, pp. 831-839, Jun. 1999.
Jeffrey C. Gealow, “An Integrated Computing Structure For Pixel-Parallel Image Processing”, Massachusetts Institute of Technology, pp. 1-129, Jun. 1997.
Sodini Charles G.
Yamashita Hirofumi
Banner & Witcoff , Ltd.
Kabushiki Kaisha Toshiba
Kim Kenneth S
LandOfFree
Data input/output configuration for transfer among... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data input/output configuration for transfer among..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data input/output configuration for transfer among... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3523252