Data input circuit for eliminating idle cycles in a memory devic

Static information storage and retrieval – Addressing – Particular decoder or driver circuit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36523008, 36523002, 36518901, G11C 800

Patent

active

059177721

ABSTRACT:
A data input circuit including a first input register, a second input register, and a write driver connected to the second input register. The first and second input registers are preferably series-connected. In the preferred embodiment, a multiplexer selectively connects one of the first and second input registers to the write driver. The input circuit may be embodied in a memory device and in memory systems.

REFERENCES:
patent: 5377338 (1994-12-01), Olson et al.
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5717904 (1998-02-01), Ehers et al.
patent: 5757704 (1998-05-01), Hachiya

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data input circuit for eliminating idle cycles in a memory devic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data input circuit for eliminating idle cycles in a memory devic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data input circuit for eliminating idle cycles in a memory devic will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1382056

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.