Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2011-07-12
2011-07-12
Le, Thong Q (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S193000, C365S233100, C365S233120, C365S196000, C365S207000
Reexamination Certificate
active
07978547
ABSTRACT:
A circuit for generating a data I/O control signal used in a semiconductor memory apparatus comprises a delay block for generating a delay signal having a relatively short delay value and a delay signal having a relatively long delay values, and a selection block for selecting any one of the delay signals according to an operational mode. The selection block selects an output signal of the first delay unit in a high-speed operation mode and selects an output signal of the second delay unit in a low-speed operation mode.
REFERENCES:
patent: 6515938 (2003-02-01), Tsuruto et al.
patent: 6748513 (2004-06-01), Rajappa et al.
patent: 6836165 (2004-12-01), Goto et al.
patent: 6907487 (2005-06-01), Singh et al.
patent: 6915407 (2005-07-01), Rajappa et al.
patent: 6982923 (2006-01-01), Ootsuki
patent: 7030671 (2006-04-01), Park
patent: 7224625 (2007-05-01), Dietrich et al.
patent: 7423461 (2008-09-01), Nakaya et al.
patent: 2005/0105363 (2005-05-01), Ko
patent: 02159815 (1990-06-01), None
patent: 11017516 (1999-01-01), None
patent: 2003273712 (2003-09-01), None
patent: 2005348296 (2005-12-01), None
patent: 1020060016656 (2006-02-01), None
Baker & McKenzie LLP
Hynix / Semiconductor Inc.
Le Thong Q
LandOfFree
Data I/O control signal generating circuit in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data I/O control signal generating circuit in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data I/O control signal generating circuit in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2628489