Data flow control within and between DMA channels

Details Data flow control within and between DMA channels Data flow control within and between DMA channels

2007-03-05

2011-11-29

Tsai, Henry (Department: 2184)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C709S212000

Reexamination Certificate

active

08069279

ABSTRACT:
In one embodiment, a direct memory access (DMA) controller comprises a transmit circuit and a data flow control circuit coupled to the transmit circuit. The transmit circuit is configured to perform DMA transfers, each DMA transfer described by a DMA descriptor stored in a data structure in memory. There is a data structure for each DMA channel that is in use. The data flow control circuit is configured to control the transmit circuit's processing of DMA descriptors for each DMA channel responsive to data flow control data in the DMA descriptors in the corresponding data structure.

REFERENCES:
patent: 5075846 (1991-12-01), Reininger et al.
patent: 5404522 (1995-04-01), Carmon et al.
patent: 5634069 (1997-05-01), Hicok et al.
patent: 5640399 (1997-06-01), Rostoker et al.
patent: 5978866 (1999-11-01), Nain
patent: 6038629 (2000-03-01), Ogilvie
patent: 6070182 (2000-05-01), Rao et al.
patent: 6209046 (2001-03-01), Sato et al.
patent: 6874040 (2005-03-01), Gregg
patent: 6948010 (2005-09-01), Somers et al.
patent: 7089344 (2006-08-01), Rader et al.
patent: 7139848 (2006-11-01), Murray et al.
patent: 7260688 (2007-08-01), Baxter et al.
patent: 7386642 (2008-06-01), Inoue et al.
patent: 7461190 (2008-12-01), Subramanian et al.
patent: 7496695 (2009-02-01), Go et al.
patent: 7548997 (2009-06-01), Go
patent: 7620746 (2009-11-01), Go et al.
patent: 2003/0097498 (2003-05-01), Sano et al.
patent: 2004/0064600 (2004-04-01), Sing
patent: 2004/0068590 (2004-04-01), Nishino
patent: 2006/0009695 (2006-01-01), Mathew et al.
patent: 2006/0015748 (2006-01-01), Goto et al.
patent: 2007/0022225 (2007-01-01), Nair et al.
patent: 0235368 (2002-02-01), None
U.S. Appl. No. 11/238,790, filed Sep. 29, 2005.
U.S. Appl. No. 11/682,065, filed Mar. 5, 2007.
U.S. Appl. No. 11/238,850, filed Sep. 29, 2005.
James B. Keller, “The PWRficient Processor Family,” PA Semi, Oct. 2005, 31 pages.
Office Action in U.S. Appl. No. 11/238,790 mailed Apr. 15, 2008.
Response to Office Action in U.S. Appl. No. 11/238,790 filed Jun. 24, 2008.
ARM Limited: “PrimeCell Single Master DMA Controller (PL081);” Revision r1p1, Feb. 2003, 90 pages;.
IBM: “DMA Slave Data Security,” Technical Disclosure Bulletin, vol. 34, No. 12, May 1, 1992, p. 327, XP002423605; 90 pages.
Office Action from U.S. Appl. No. 11/620,875 mailed Jul. 24, 2008.
Response to Office Action from U.S. Appl. No. 11/620,875 filed Oct. 15, 2008.
Office Action from U.S. Appl. No. 11/238,850 mailed Jul. 21, 2008.
Response to Office Action from U.S. Appl. No. 11/238,850 filed Oct. 15, 2008.
Office Action from U.S. Appl. No. 11/238,790 mailed Oct. 14, 2008.
“Microsoft Computer Dictionary,” 2002, Microsoft Press, 5th Edition, p. 335.
Office Action from U.S. Appl. No. 11/238,850, mailed Dec. 31, 2008.
Office Action from U.S. Appl. No. 11/620,875, mailed Jan. 8, 2009.
Office Action from U.S. Appl. No. 11/682,065, mailed Apr. 13, 2009.

Affiliated with

Also associated with

Rating

Data flow control within and between DMA channels does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data flow control within and between DMA channels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data flow control within and between DMA channels will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4311374