Data enabled logic circuits

Details Data enabled logic circuits Data enabled logic circuits

1997-09-17

2000-06-20

Tokar, Michael

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

326 58, 326 98, H03K 19094, H03K 1920, H03K 19096, H03K 1900

Patent

active

060781963

ABSTRACT:
Data enabled complex logic gates provide improved speed/power performance over conventional topologies such as static logic or clocked domino logic. Within a data enabled complex logic gate, complementary parallel logic structures, such as NFET logic trees, are configured such that for any combination of input variables one logic structure will produce a logic low as an output and the other logic structure will produce a logic high as an output. The logic structures are cross-coupled to each other by way of internal precharge devices, and are further individually coupled to an output latch. In this way the logic structures can be precharged to prepare for evaluation of the next set of input signals while the output latch maintains the result of the previous evaluation. In a further aspect of the invention, data enabled complex logic gates are combined with pass gate latches and multiplexer based logic gates to produce a high-speed, low-power logic pipeline.

REFERENCES:
patent: 5134316 (1992-07-01), Ta
patent: 5258665 (1993-11-01), Ward et al.
patent: 5543735 (1996-08-01), Lo
patent: 5777491 (1998-07-01), Hwang et al.

Affiliated with

Also associated with

Rating

Data enabled logic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data enabled logic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data enabled logic circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1856210