Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – For multiple memory modules
Reexamination Certificate
2006-11-07
2006-11-07
Peugh, Brian R. (Department: 2187)
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
For multiple memory modules
C709S245000, C709S238000
Reexamination Certificate
active
07133959
ABSTRACT:
An address calculation unit calculates a plurality of addresses corresponding to a plurality of data included in a data packet. A first bank memory access unit accesses a first bank memory according to a first address calculated by the address calculation unit. Simultaneously, a second bank memory access unit accesses a second bank memory according to a second address calculated by the address calculation unit. A packet reconstruction unit reconstructs the data packet according to the results of access by the first and second bank memory access units. Accordingly the processing rate of the data packet including a plurality of data is increased.
REFERENCES:
patent: 4843632 (1989-06-01), Lee et al.
patent: 5454115 (1995-09-01), Okamoto
patent: 5905725 (1999-05-01), Sindhu et al.
patent: 6598132 (2003-07-01), Tran et al.
patent: 6757791 (2004-06-01), O'Grady et al.
patent: 5-233854 (1993-09-01), None
patent: 9-114664 (1997-05-01), None
Hatakeyama Kouichi
Muramatsu Tsuyoshi
Birch & Stewart Kolasch & Birch, LLP
Diller Jesse
Peugh Brian R.
Sharp Kabushiki Kaisha
LandOfFree
Data-driven information processing device and method to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data-driven information processing device and method to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data-driven information processing device and method to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3685942