Static information storage and retrieval – Read/write circuit – Signals
Patent
1997-09-08
1999-02-23
Nelms, David
Static information storage and retrieval
Read/write circuit
Signals
36518908, 36518911, G11C 700
Patent
active
058751343
ABSTRACT:
A memory circuit is described which has an output data strobe signal that indicates when valid data is available on the output lines. Several alternate signals and circuits are described which can be used for the output strobe signal. An echo clock signal is described which selectively follows an input clock signal in a synchronous memory system and indicated when valid output data is available. The output strobe signal is used to speed the reading of data from the output line by allowing a microprocessor, or other external circuit, to read the data from the output lines as soon as it is valid, thereby eliminating the need to wait a specified period of time.
REFERENCES:
patent: 4794570 (1988-12-01), Rose et al.
patent: 4879693 (1989-11-01), Ferrant
patent: 4891794 (1990-01-01), Hush et al.
patent: 5015883 (1991-05-01), Waller
patent: 5325330 (1994-06-01), Morgan
patent: 5349566 (1994-09-01), Merritt et al.
patent: 5424983 (1995-06-01), Wojcicki et al.
patent: 5434823 (1995-07-01), Howard
patent: 5513135 (1996-04-01), Dell et al.
patent: 5724288 (1998-03-01), Cloud et al.
"DRAM 1 Meg .times. 4 DRAM 5VEDO Page Mode", Micron Technology, Inc. 1995 DRAM Data Book, pp. 1-1 thru 1-30.
"DRAM 2MEG .times. 8DRAM 3.3V, EDO Page Mode", Micron Technology Inc., 1995 DRAM Data Book, 1-63 to 1-76, (1995).
Lam David
Micro)n Technology, Inc.
Nelms David
LandOfFree
Data communication for memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data communication for memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data communication for memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-312771