Data bus sense amplifier circuit

Details Data bus sense amplifier circuit Data bus sense amplifier circuit

2008-01-23

2009-12-29

Le, Vu A (Department: 2824)

Static information storage and retrieval

Read/write circuit

Signals

C365S196000

Reexamination Certificate

active

07639553

ABSTRACT:
A data bus sense amplifier circuit can include a first sense amplifier block configured to provide first amplified signals by sensing inputted signals, a second sense amplifier block configured to provide second amplified signals by sensing the first amplified signals, and a sense amplifier control unit configured to provide first and second enable signals which control activations of the first and second sense amplifier blocks, respectively, wherein the sense amplifier control unit controls the first enable signal to be synchronized with the second enable signal so that the first enable signal is inactivated.

REFERENCES:
patent: 6298004 (2001-10-01), Kawasaki et al.
patent: 6816425 (2004-11-01), Graham et al.
patent: 2007/0030754 (2007-02-01), Gomm
patent: 2002-197870 (2002-07-01), None
patent: 1020010061379 (2001-07-01), None
patent: 1020020055080 (2002-07-01), None
patent: 1020070021371 (2007-02-01), None

Affiliated with

Also associated with

Rating

Data bus sense amplifier circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data bus sense amplifier circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data bus sense amplifier circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4122838