Data bus mechanism for dynamic source synchronized sampling...

Details Data bus mechanism for dynamic source synchronized sampling... Data bus mechanism for dynamic source synchronized sampling...

2006-06-16

2008-10-28

Myers, Paul R. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S305000

Reexamination Certificate

active

07444448

ABSTRACT:
An integrated device for sampling data packets asserted sequentially on a system bus, including a clock input for receiving a bus clock signal, a data bus interface for receiving the data packets and for detecting at least one data strobe indicating data validity, and dynamic source synchronized sampling adjust logic. The dynamic source synchronized sampling adjust logic includes sampling logic which selects and latches each data packet in response to the data strobe and which provides latched data packets, and select logic which selects from among the latched data packets based on a read pointer. A method of sampling data packets asserted sequentially on a data bus for one or more bus clock cycles including detecting operative edges of a data strobe, selecting a data packet for each detected operative edge, and latching each selected data packet.

REFERENCES:
patent: 5964856 (1999-10-01), Wu et al.
patent: 6336159 (2002-01-01), MacWilliams et al.
patent: 6598103 (2003-07-01), MacWilliams et al.
patent: 6678767 (2004-01-01), Cho et al.
patent: 6694392 (2004-02-01), Haren
patent: 6804735 (2004-10-01), Singh et al.
patent: 6807592 (2004-10-01), Singh et al.
patent: 6832325 (2004-12-01), Liu
patent: 6880031 (2005-04-01), Singh et al.
patent: 6907487 (2005-06-01), Singh et al.
patent: 2001/0037421 (2001-11-01), Singh et al.
patent: 2002/0029307 (2002-03-01), Singh et al.
patent: 2002/0038397 (2002-03-01), Singh et al.
patent: 2002/0147875 (2002-10-01), Singh et al.
patent: 2004/0044919 (2004-03-01), Dabral
patent: 2004/0124893 (2004-07-01), Falconer et al.
patent: 2004/0170240 (2004-09-01), Radjassamy
patent: WO0148621 (2001-07-01), None

Affiliated with

Also associated with

Rating

Data bus mechanism for dynamic source synchronized sampling... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data bus mechanism for dynamic source synchronized sampling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data bus mechanism for dynamic source synchronized sampling... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4010634