Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate
2005-04-19
2005-04-19
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
C326S029000
Reexamination Certificate
active
06882181
ABSTRACT:
An arrangement for exchanging data among a plurality of nodes by providing a logical decision gate wherein inputs of the logical decision gate are providing with converted node output signal and wherein the output of the logical decision gate provides signals to each of said nodes through a respective signal converter. The signal converter outputs electrical signals to said logical decision gate.
REFERENCES:
patent: 6292021 (2001-09-01), Furtek et al.
Tominaga et al., A Network Architecture with Distributed Switching Function for Optical Fiber Links, Proceedings Computer Networks COMPCON 82 Fall, Sep. 1982, pp. 478-483.
Bayerische Motoren Werke Aktiengesellschaft
Cho James H.
Crowell & Moring LLP
LandOfFree
Data bus for a plurality of nodes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data bus for a plurality of nodes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data bus for a plurality of nodes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3416741