Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2001-03-30
2004-03-02
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S035000, C331S045000
Reexamination Certificate
active
06701396
ABSTRACT:
FIELD OF THE INVENTION
The present invention in general relates to a data burst transfer between two memory chips on a board or a data burst transfer between two memory circuits on a chip. More particularly, this invention relates to a data burst transfer circuit for carrying out a high-speed data transfer without synchronizing data with a clock signal, and a parallel-serial conversion circuit, a serial-parallel conversion circuit, and an oscillation circuit that can be used for the data burst transfer circuit.
BACKGROUND OF THE INVENTION
Conventionally, a data transfer has been carried out between memory chips or between memory circuits in synchronism with a clock signal. Therefore, when a clock frequency is slow, the transfer of all data becomes very slow. In order to transfer all data at a high speed when the clock frequency is slow, it is necessary to extremely increase the number of lines for connecting between the memories.
However, the increasing the number of lines for connecting between the memories leads to an increase in the size of a wiring area, which is not preferable. Therefore, when the clock frequency is slow, there may be considered a method of transferring data in synchronism with a high-speed clock signal by generating this high-speed clock using a PLL. However, the provision of the PLL has a problem of making complex the circuit, although it is not necessary to increase the number of lines in this case.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a data burst transfer circuit capable of decreasing the number of lines for connecting between memory chips or between memory circuits and also capable of transferring data at a higher speed, and to provide a parallel-serial conversion circuit, a serial-parallel conversion circuit, and an oscillation circuit that can be used for this data burst transfer circuit.
According to one aspect of the present invention, timing signals (strobe signals) having a plurality of phases are generated based on a signal of a higher frequency than that of a clock signal. A memory at a data transfer origin converts data to be transferred from a parallel signal into a serial signal for each plurality of bits based on the generated strobe signals. This memory then transmits the serial signals to a memory at a data transfer destination via separate signal lines. The memory at the data transfer destination converts the received serial signals into parallel signals based on the strobe signals, thereby returning the data to the original data, and stores this data.
Other objects and features of this invention will become apparent from the following description with reference to the accompanying drawings.
REFERENCES:
patent: 5798720 (1998-08-01), Yano
patent: 6154246 (2000-11-01), Ogasawara et al.
patent: 6185693 (2001-02-01), Garmire et al.
patent: 6301066 (2001-10-01), Uno
patent: 6330650 (2001-12-01), Toda et al.
patent: 6335696 (2002-01-01), Aoyagi et al.
patent: 6469583 (2002-10-01), Usui
Arent Fox Kintner & Plotkin & Kahn, PLLC
Fujitsu Limited
Huynh Kim
LandOfFree
Data burst transfer circuit, parallel-serial and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data burst transfer circuit, parallel-serial and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data burst transfer circuit, parallel-serial and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3265926