Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2000-09-05
2004-09-28
Fleming, Fritz (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S004000, C710S007000, C710S036000, C710S054000, C710S056000
Reexamination Certificate
active
06799229
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to FIFO control logic, and more specifically relates to FIFO control logic which is configured to avoid forwarding unwanted data to the DMA.
BACKGROUND OF THE INVENTION
DMA (Direct Memory Access) is a technique for transferring data from main memory to a device without passing it through a CPU. This is useful, for example, for making quick backups and for real-time applications. Generally, computers that have DMA channels can transfer data to and from devices much more quickly than computers which do not have DMA channels.
While a circuit-switching protocol is ideal when data must be transmitted quickly and must arrive in the same order in which the data is sent (such as with live audio and video), packet-switching is more efficient and robust for data that can withstand some delays in transmission, such as e-mail messages and Web pages. In a packet-switching protocol, a message is divided into packets, and the packets are sent to the destination. A packet typically contains the destination address in addition to the data. Each packet is transmitted individually and can even follow different routes to its destination. Once all the packets forming a message arrive at the destination, they are recompiled into the original message. Many modern Wide Area Network (WAN) protocols, including TCP/IP, X.25, and Frame Relay, are based on packet-switching technologies.
To have fast and efficient data transfer, it is important not to waste DMA bandwidth. However, in the prior art, FIFO control logic is configured to forward all data that is received to the DMA. Hence, in some cases, unwanted data is forwarded to the DMA, and DMA bandwidth is wasted. Additionally, because all packets which are received by the FIFO are forwarded to the DMA, the FIFO is likely to overflow.
OBJECTS AND SUMMARY
It is an object of an embodiment of the present invention to provide a system which is configured to prevent the forwarding of unwanted data to a DMA, thereby optimizing DMA bandwidth.
Another object of an embodiment of the present invention is to provide a system which avoids the unnecessary overflow of a FIFO.
Still another object of an embodiment of the present invention is to provide a system which employs data-burst-count control logic to manage a FIFO, such that discarded packets in the FIFO are not forwarded to a DMA.
Briefly, and in accordance with at least one of the foregoing objects, an embodiment of the present invention provides a system which includes a DMA (Direct Memory Access) interface and a MAC (Media Access Control) interface. A data FIFO and data burst information FIFO are disposed between the DMA interface and the MAC interface, and the system is configured to provide that information contained in the data burst information FIFO is used to discard unwanted data contained in the data FIFO, such that the unwanted data does not forward to the DMA interface. As such, DMA bandwidth is optimized and overflow is prevented.
REFERENCES:
patent: 5136582 (1992-08-01), Firoozmand
patent: 6317418 (2001-11-01), Raitola et al.
patent: 6457000 (2002-09-01), Witkowski et al.
patent: 6502157 (2002-12-01), Batchelor et al.
Farooq Mohammad O.
Fleming Fritz
LSI Logic Corporation
Trexler, Bushnell, Giangiorgi & Blackstone, LTD
LandOfFree
Data-burst-count-base receive FIFO control design and early... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data-burst-count-base receive FIFO control design and early..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data-burst-count-base receive FIFO control design and early... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3225979