Data amplifying system in semiconductor memory device

Details Data amplifying system in semiconductor memory device Data amplifying system in semiconductor memory device

1991-07-25

1993-06-22

LaRoche, Eugene R.

Static information storage and retrieval

Read/write circuit

365204, 365207, G11C 700

Patent

active

052220419

ABSTRACT:
A data amplifying system in a semiconductor memory includes a current mirror circuit for receiving, via a data bus, an input signal corresponding to data read out from a memory cell via a pair of bit lines and for amplifying the input signal. The current mirror circuit operates on the basis of a power supply voltage. An amplitude limit circuit receives an operation voltage and limits the amplitude of the input signal on the data bus to a predetermined potential range on the basis of the operation voltage. A bit line reset potential generator generates a bit line reset potential and applies the bit line reset potential to the bit lines and the amplitude limit circuit. The bit line reset voltage is lower than the power supply line and serves as the operation voltage applied to the amplitude limit circuit.

REFERENCES:
patent: 4780854 (1988-10-01), Watanabe et al.
patent: 4954992 (1990-09-01), Kumanoya et al.
patent: 4962326 (1990-10-01), Parkinson et al.
patent: 5144585 (1992-07-01), Min et al.

Affiliated with

Also associated with

Rating

Data amplifying system in semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data amplifying system in semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data amplifying system in semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1444812