Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent
1995-06-26
1996-08-13
Westin, Edward P.
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
327297, 327293, H03K 1900
Patent
active
055460232
ABSTRACT:
A daisy chained clock distribution scheme for distributing a clock signal from a central communications clock driver to the nodes of a massively parallel multi-processor computer or supercomputer. The daisy chained clocking scheme is implemented using point-to-point clock distribution of a differential clock signal to the communication nodes of a plurality of processors in a multicomputer system or to components connected to a common bus in a high speed microprocessor system. Differential signaling is employed wherein the differentiality is maintained including through silicon. In an alternate embodiment, the clock pulse is also regenerated in each node component.
REFERENCES:
patent: 4185245 (1980-01-01), Fellinger et al.
patent: 4638311 (1987-01-01), Gerety
patent: 4644348 (1987-02-01), Gerety
patent: 4860309 (1989-08-01), Costello
patent: 4939389 (1990-07-01), Cox et al.
patent: 4975605 (1990-12-01), Bazes
patent: 5220211 (1993-06-01), Christopher et al.
Borkar Shekhar
Mooney Stephen R.
Intel Corporation
Roseen Richard
Westin Edward P.
LandOfFree
Daisy chained clock distribution scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Daisy chained clock distribution scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Daisy chained clock distribution scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1051077