Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-02-13
2009-08-18
Baker, Stephen M (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07577899
ABSTRACT:
The communication method includes the use of CRC codes for additional error correction in addition to the error detection capability. The method is for error detection and correction in a received message that includes N message bits and M Cyclic Redundancy Check (CRC) bits appended thereto. It is determined whether at least one bit error has occurred in the N message bits and M CRC bits of the received message based upon the M CRC bits, and when at least one bit error is determined, then K bits with a lowest quality metric are selected from the N message bits and M CRC bits. The bit error is corrected based upon possible bit error patterns and the selected K bits. Multiple bit errors may also be corrected.
REFERENCES:
patent: 4276646 (1981-06-01), Haggard et al.
patent: 5491700 (1996-02-01), Wright et al.
patent: 5606569 (1997-02-01), MacDonald et al.
patent: 5748652 (1998-05-01), Kim
patent: 6061823 (2000-05-01), Nara
patent: 6427219 (2002-07-01), Yang
patent: 6704371 (2004-03-01), Hishiki et al.
patent: 6802038 (2004-10-01), Yu
patent: 6848069 (2005-01-01), Levy et al.
patent: 7080307 (2006-07-01), Kondo
patent: 7159166 (2007-01-01), Tsuchinaga
patent: 7228485 (2007-06-01), Wu et al.
patent: 7260767 (2007-08-01), Bhattacharya et al.
patent: 7383484 (2008-06-01), Yeh et al.
patent: 7398451 (2008-07-01), Propp et al.
patent: 2001/0010088 (2001-07-01), Anzai
patent: 2004/0153945 (2004-08-01), Takami
patent: 2006/0123311 (2006-06-01), Degn
patent: 2008/0288845 (2008-11-01), Tsfati et al.
patent: 0798889 (1997-10-01), None
patent: 1176726 (2002-01-01), None
Bo Lin, “Correcting Single-bit Errors with CRC8 in ATM Cell Headers”, Freescale Semiconductor, Inc., published Jun. 2005; Document No. AN2918; pp. 1-8.
David Chase; “A Class of Algorithms for Decoding Block Codes with Channel Measurement Information”; vol. 18, No. 1, Jan. 1972; pp. 170-182; XP000500203.
Di-Ping Chou et al.; “Soft-Decision Decoding of CRC Codes”; Jun. 24, 1991, pp. 91-91; XP010046845.
Zhao H. et al.; “A Hybrid ARQ Scheme for DS-CDMA Mobile Data”; vol. 1, Oct. 2, 1996, pp. 71-75; XP0020923451.
Shi-yi Chen et al.; “Error Correcting Cyclic Redundancy Checks Based on Confidence Declaration”; Jun. 21, 2006; pp. 511-514; XP009082289.
Furman William Nelson
Nieto John Wesley
Allen Dyer Doppelt Milbrath & Gilchrist, P.A.
Baker Stephen M
Harris Corporation
LandOfFree
Cyclic redundancy check (CRC) based error correction method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cyclic redundancy check (CRC) based error correction method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cyclic redundancy check (CRC) based error correction method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4113825