Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-06-28
2008-09-16
Chaudry, Mujtaba K. (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S758000
Reexamination Certificate
active
07426679
ABSTRACT:
The present invention provides a circuit for detecting and correcting errors in a bit stream. At least two logic gates receive inputs from a plurality of circuit elements. The plurality of circuit elements are coupled to receive and store a portion of a bit stream. At the end of a CRC error detection division operation, each circuit element corresponds to a bit in a bit error pattern syndrome and the logic gates determine if the contents of the circuit elements match specific bit error patterns. The circuit causes the state of at least one bit in the bit stream to change if the contents of the plurality of circuit elements match one of the specific bit patterns. The circuit is advantageous in that it may detect single bit errors, and double bit errors that may be caused by error duplication characteristic of a scrambler.
REFERENCES:
patent: 4872157 (1989-10-01), Hemmady et al.
patent: 5012459 (1991-04-01), Odaka et al.
patent: 5237593 (1993-08-01), Fisher et al.
patent: 5321754 (1994-06-01), Fisher et al.
patent: 5703882 (1997-12-01), Jung et al.
patent: 6006321 (1999-12-01), Abbott
patent: 6304987 (2001-10-01), Whetsel, Jr.
patent: 6349138 (2002-02-01), Doshi et al.
patent: 6438724 (2002-08-01), Cox et al.
patent: 6446234 (2002-09-01), Cox et al.
patent: 6609226 (2003-08-01), Figueira
patent: 6647518 (2003-11-01), Asmanis
patent: 6775302 (2004-08-01), Shaffer et al.
patent: 6820230 (2004-11-01), Sweeney
patent: 6851086 (2005-02-01), Szymanski
S. Wicker, “Error Control Systems for Digital Communication and Storage”—Upper Salle River, N.J.: Prentice Hall, 1995, pp. 121.
T1X1.5/2001-094 “Impact of x43+ 1 Scrambler on the Error Detection Capabilities of the Ethernet CRC”, Norival Figueira, Nortel Networks, Mar. 2001.
“Analysis of the Interaction Between CRC Error Detecting Polynomials and Self-Synchronous Payload Scramblers”—Steven S. Gorshe.
Borden Ladner Gervais LLP
Chaudry Mujtaba K.
PMC-Sierra Inc.
LandOfFree
Cyclic redundancy check circuit for use with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cyclic redundancy check circuit for use with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cyclic redundancy check circuit for use with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3980094