Cycle alignment circuit for multicycle time systems

Details Cycle alignment circuit for multicycle time systems Cycle alignment circuit for multicycle time systems

1997-10-02

1999-10-12

Chin, Stephen

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

713500, 713503, 714700, 327150, 327152, H03D 324

Patent

active

059664177

ABSTRACT:
A chip-to-chip Cycle Alignment Circuit is implemented on the CP chip with a phased lock loop so that a chip knows what is the cycle of a connected chip. Once the PLL is locked, the timing relationship is developed between a reference oscillator and the 3.5 ns on-chip clock which clocks three latches (latch 1,2,3). The Cycle Alignment Circuit has a first part for a rising edge detecting clock chopper and the second part for a self resetting toggle latch. The rising edge detecting clock chopper works by detecting the reference oscillator's rising edge after it has gone through a small delay. The purpose of this delay is to ensure that a latch 1 detects the rising edge on the second 3.5 ns cycle after the reference oscillator rises. A latch 2 is then used to generate a one (3.5 ns) cycle pulse at point that starts on the second 3.5 ns cycle and ends on the third 3.5 ns cycle. The pulse that is produced at that point forces a latch 3 to be reset to a 1 at the beginning of cycle 3. Once the pulse at that point goes away, latch 3 simply toggles every 3.5 ns cycle. This operation will be repeated as spaced times when the reference oscillator rises. Every successive spaced time the pulse at that point is generated, the other leg of the OR gate feeding latch 3 will also be high so the toggle function of latch 3 will be preserved. This circuit can easily be used to align chips with cycle time differences of two, as well as those other than a factor of two.

REFERENCES:
patent: 4677614 (1987-06-01), Circo
patent: 5003559 (1991-03-01), Kanai et al.
patent: 5164619 (1992-11-01), Luebs
patent: 5267267 (1993-11-01), Kazawa et al.
patent: 5307381 (1994-04-01), Ahuja
patent: 5319680 (1994-06-01), Port et al.
patent: 5394443 (1995-02-01), Byers et al.
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5457718 (1995-10-01), Anderson et al.
patent: 5515403 (1996-05-01), Sloan et al.
patent: 5579352 (1996-11-01), Llewellyn

Affiliated with

Also associated with

Rating

Cycle alignment circuit for multicycle time systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cycle alignment circuit for multicycle time systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cycle alignment circuit for multicycle time systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-659619