Electronic digital logic circuitry – Threshold – With field-effect transistor
Patent
1996-09-10
1997-06-17
Hudspeth, David R.
Electronic digital logic circuitry
Threshold
With field-effect transistor
326 93, 326121, H03K 19017
Patent
active
056401051
ABSTRACT:
A NULL convention threshold gate receives a plurality of inputs, each having an asserted state and a NULL state. The threshold gate switches its output to an asserted state when the number of asserted inputs exceeds a threshold number. The threshold gate switches its output to the NULL state only after all inputs have returned to NULL. Signal states may be implemented as distinct current levels.
REFERENCES:
patent: 3715603 (1973-02-01), Lerch
patent: 4845633 (1989-07-01), Furtek
patent: 5121003 (1992-06-01), Williams
patent: 5305463 (1994-04-01), Fant et al.
patent: 5382844 (1995-01-01), Knauer
patent: 5434520 (1995-07-01), Yetler et al.
M.R. Greenstreet, T.E. Williams, and J. Staunstrup, Self-Timed Iteration, Elsevier Science Publishers B.V. (North-Holland), IFIP, 1988, pp. 309-322.
Teresa H.-Y. Meng, Robert W. Brodersen, and David G. Messerschmitt, Automatic Synthesis of Asynchronous Circuits from High-Level Specifications, IEEE Transactions on Computer-Aided Design, vol. 8, No. 11, Nov. 1989, pp. 1185-1205.
Ted Williams, Latency and Throughput Tradeoffs in Self-Timed Speed-Independent Pipelines and Rings, Stanford University Technical Report No. CSL-TR-91-482, May 1991.
Jens Sparso and Jorgen Staunstrup, Delay-insensitive multi-ring structures, Integration, the VLSI Journal 15, 1993, Elsevier Science Publishers B.V., pp. 313-340.
Tzyh-Yung Wuu and Sarma B.K. Vrudhula, A Design of a Fast and Area Efficient Multi-Input Muller C-element, IEEE Transactions on VLSI Systems, vol. 1, No. 2, Jun. 1993, pp. 215-219.
Marc Renaudin and Bachar El Hassan, The Design of Fast Asynchronous Adder Structures and Their Implementation Using D.C.V.S. Logic, Int'l. Symposium on Circuits & Systems, vol. 4, 1994, pp. 291-294.
Richard G. Burford, Xingcha Fan and Neil W. Bergmann, An 180 Mhz 16 bit Multiplier Using Asynchronous Logic Design Techniques, IEEE 1994 Custom Integrated Circuits Conference, pp. 215-218.
Ted Williams, Self-Timed Rings and Their Application to Division, Stanford University Technical Report No. CSL-TR-91-482, May 1991.
Stephen H. Unger, Asynchronous Sequential Switching Circuits, 1969, pp. 221-229.
Carver Mead & Lynn Conway, Introduction to VLSI Systems, 1980, pp. 242-262.
Ivan E. Sutherland, Micropipelines, Communications of the ACM, Dec. 1989, vol. 32, No. 6.
Wojcik et al., On the Design of Three Valued Asynchronous Modules, IEEE Transactions on Computers, Oct. 1980, vol. C-29, No. 10, pp. 889-898.
Tadashi Shibata & Tadahiro Ohmi, A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations, IEEE Transactions On Electron Devices, Dec. 1992, vol. 39, No. 6, pp. 1444-1455.
Anthony S. Wojcik & Kwang-Ya Fang, On The Design Of Three-Valued Asynchronous Modules, IEEE Transactions On Computers, Oct. 1980, vol. C-29, No. 10, pp. 889-898.
Mark Edward Dean, Strip: A Self-Timed Risc Processor, Jun. 1992.
Daniel Hampel & Robert Winder, Threshold Logic, IEEE Spectrum, May 1971, pp. 32-39.
Janusz A. Brzozowski & Carl-Johan H. Seger, Asynchronous Circuits --Monographs in Computer Science, Springer-Verlag New York, Inc., 1995, New York, NY.
Fant Karl M.
Sobelman Gerald E.
Hudspeth David R.
Theseus Research, Inc.
LandOfFree
Current mode null convention threshold gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Current mode null convention threshold gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current mode null convention threshold gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2160458