Current mode interface receiver with process insensitive...

Details Current mode interface receiver with process insensitive... Current mode interface receiver with process insensitive...

2008-07-15

2008-07-15

Garber, Charles D. (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C326S068000

Reexamination Certificate

active

07400174

ABSTRACT:
A data communication system comprises a transmitter and a receiver. A plurality of current mode drivers at the transmitter are used to transmit clock and data signals to the receiver. A plurality of current mode sinks at the receiver are used to receive the transmitted clock and data signal. The present invention provides an improved current mode interface receiver with a process insensitive common mode current extraction circuit. The proposed common mode current extraction circuit will generate a current reference based on the received clock signal, so as to accurately interpret the received clock and data signals.

REFERENCES:
patent: 2006/0002483 (2006-01-01), Kim
patent: 2006/0038591 (2006-02-01), Pan

Affiliated with

Also associated with

Rating

Current mode interface receiver with process insensitive... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current mode interface receiver with process insensitive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current mode interface receiver with process insensitive... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2808629