Current mode interface for off-chip high speed communication

Details Current mode interface for off-chip high speed communication Current mode interface for off-chip high speed communication

2006-03-23

2008-12-30

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C326S087000

Reexamination Certificate

active

07471110

ABSTRACT:
A transceiver interface for data transfer between two integrated circuits (ICs or “chips”) utilizes a current mode technique rather than conventional voltage mode differential signaling techniques. A current pulse is injected into one of two transmission wires based on a signal value to be transmitted (e.g., logic “0” or “1”) by a driver on a transmitting chip. The current pulse is received as a differential current signal at a receive block in a receiving chip. The differential signal is converted to a low swing differential voltage signal by current comparators. The differential voltage signal may be detected by an op-amp receiver which outputs the appropriate signal value.

REFERENCES:
patent: 5519728 (1996-05-01), Kuo
patent: 6615027 (2003-09-01), Sahota et al.
patent: 7176709 (2007-02-01), Uematsu
patent: 2003/0107411 (2003-06-01), Martin et al.
patent: 2004068812 (2004-08-01), None

Affiliated with

Also associated with

Rating

Current mode interface for off-chip high speed communication does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current mode interface for off-chip high speed communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current mode interface for off-chip high speed communication will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4025235