Current limiting during block writes of memory circuits

Details Current limiting during block writes of memory circuits Current limiting during block writes of memory circuits

1995-12-22

1998-04-14

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

365190, 36518901, G11C 700

Patent

active

057401160

ABSTRACT:
A circuit and a method for limiting current during block write operations in memory integrated circuits such as graphics or video RAMs. A bias line for all sense amplifiers located between two memory sub-arrays is divided into independent segments connected to groups of sense amplifiers. Each segment is biased by a separate sense amplifier enable transistor. With much reduced loading, each enable transistor connected to a segmented bias line is significantly smaller in size. Thus, the sense amplifier crowbar or switching current is significantly reduced when writing a block of data of opposite polarity into a block of memory cells.

REFERENCES:
patent: 4823302 (1989-04-01), Christopher
patent: 5274585 (1993-12-01), Suyama
patent: 5276645 (1994-01-01), Tanaka
patent: 5282177 (1994-01-01), McLaury
patent: 5305263 (1994-04-01), Morgan
patent: 5305278 (1994-04-01), Inoue
patent: 5319606 (1994-06-01), Bowen et al.
patent: 5323349 (1994-06-01), Hamade
patent: 5517444 (1996-05-01), Ishimura

Affiliated with

Also associated with

Rating

Current limiting during block writes of memory circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current limiting during block writes of memory circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current limiting during block writes of memory circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-642874