Current comparator and method therefor

Details Current comparator and method therefor Current comparator and method therefor

1998-08-13

2000-09-05

Kim, Jung Ho

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Converting input voltage to output current or vice versa

327 57, 327 67, 341136, H03K 522

Patent

active

061148822

ABSTRACT:
A comparator (20, 30) for comparing first and second current inputs includes a first stage that has a first resistor (43) being coupled to a first input node and operable to produce the a first voltage level corresponding to the first current input at a first voltage node when a CLK signal is high. A second resistor (45) is provided and is coupled to a second input node and operable to produce a second voltage level corresponding to the second current input at a second voltage node when the CLK signal is high. A pair of cross-coupled transistors (36, 37) are coupled to the first and second voltage nodes when a CLK signal is high and are operable to latch the first and second voltage levels when the CLK signal is high. A first differential amplifier (60) is coupled to the first voltage node and is operable to receive the latched first voltage level at a non-inverting input and the latched second voltage level at an inverting, input and to generate a first amplified voltage level when the CLK signal is high. A second differential amplifier (62) is coupled to the second voltage node and is operable to receive the latched first voltage level at an inverting input and the latched second voltage level at a non-inverting input and to generate a second amplified voltage level when the CLK signal is high. A pair of cross-coupled NOR gates (80, 82) are coupled to the first and second differential amplifiers (60, 62) and is operable to latch the amplified first and second voltage levels, where the first amplified voltage level is a comparison output.

REFERENCES:
patent: 4831379 (1989-05-01), van de Plassche
patent: 4897656 (1990-01-01), van de Plassche et al.
patent: 5051746 (1991-09-01), van de Grift et al.
patent: 5319372 (1994-06-01), Yee
patent: 5392045 (1995-02-01), Yee
patent: 5598117 (1997-01-01), Deguchi
patent: 5633638 (1997-05-01), Venes et al.
patent: 5886546 (1999-03-01), Hwang
patent: 5910745 (1999-06-01), Zarabadi
patent: 5939903 (1999-08-01), Lin
Venes, et al., "An 80-MHz, 8-mW, 8-b CMOS Folding A/D Converter with Distributed Track-and-Hold Preprocessing," IEEE Journal of Solid-State Circuits, vol. 31, No. 12, Dec. 1996.
Leuven, et al., "A 100 Mhz 8 Bit CMOS Interpolating A/D Converter," IEEE 1993 Custom Integrated Circuits Conference.
Flynn, et al., "CMOS Folding A/D Converters with Current-mode Interpolation," Research Report No. CMUCAD-96-35, Jul. 1996.
Flynn, et al., "CMOS Folding A/D Converters with Current-Mode Interpolation," IEEE Journal of Solid-State Circuits, vol. 31, No. 9, Sep. 1996.
Flynn, et al., "CMOS Folding ADCs with Current-Mode Interpolation," 1995 EEE International Solid-State Circuits Conference, Paper FA 16.2, Feb. 17, 1995.

Affiliated with

Also associated with

Rating

Current comparator and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current comparator and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current comparator and method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2216006