Crosstalk-shielded-bit-line dram

Details Crosstalk-shielded-bit-line dram Crosstalk-shielded-bit-line dram

1989-04-20

1991-04-23

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

365206, 365149, G11C 1140

Patent

active

050105248

ABSTRACT:
This invention relates to semiconductor memories and includes a sense amplifier architecture in which sensed data bit or column lines are electrically isolated and shielded from their immediately adjacent active neighbors by utilization of non-selected bit lines as an AC ground bus. In its simplest embodiment, shielded bit line (SBL) architecture includes two pairs of opposed bit lines associated with a common sense amplifier. One of each of the bit line pairs is multiplexed into the sense amplifier and the other unselected bit line pair is clamped to AC ground to shield the selected bit line pair from all dynamic line-to-line coupling.

REFERENCES:
patent: 4291394 (1981-09-01), Nakano et al.
patent: 4366559 (1982-12-01), Misaizu et al.

Affiliated with

Also associated with

Rating

Crosstalk-shielded-bit-line dram does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Crosstalk-shielded-bit-line dram, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Crosstalk-shielded-bit-line dram will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1625966