Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2011-04-19
2011-04-19
Ghyka, Alexander G (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S752000, C438S753000, C438S690000, C438S691000, C257SE21295, C257SE21309
Reexamination Certificate
active
07927993
ABSTRACT:
A method for fabricating a CMOS integrated circuit (IC) includes providing a semiconductor including wafer having a topside semiconductor surface, a bevel semiconductor surface, and a backside semiconductor surface. A gate dielectric layer is formed on at least the topside semiconductor surface. A metal including gate electrode material including at least a first metal is deposited on the gate dielectric layer on the topside semiconductor surface and on at least a portion of the bevel semiconductor surface and at least a portion of the backside semiconductor surface. The metal including gate electrode material on the bevel semiconductor surface and the backside semiconductor surface are selectively removed to form substantially first metal free bevel and backside surfaces while protecting the metal gate electrode material on the topside semiconductor surface. The selective removing includes a first wet etch that etches the metal gate electrode material highly selectively as compared to the semiconductor, wherein the first wet etch includes a strong oxidizing acid, a weak acid that generally include an organic acid, and a fluoride. The fabrication of the IC including is completed including forming at least one metal interconnect layer after the selectively removing step.
REFERENCES:
patent: 4345969 (1982-08-01), James et al.
patent: 6245677 (2001-06-01), Haq
patent: 6790786 (2004-09-01), Morgan et al.
patent: 7134941 (2006-11-01), Boumerzoug et al.
patent: 2008/0305633 (2008-12-01), Itatani et al.
Brady III Wade J.
Ghyka Alexander G
Nikmanesh Seahvosh J
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Cross-contamination control for semiconductor process flows... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cross-contamination control for semiconductor process flows..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cross-contamination control for semiconductor process flows... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2679224