Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2003-04-28
2009-08-11
Patel, Niketa I (Department: 2181)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C361S695000, C361S689000, C361S633000, C712S012000
Reexamination Certificate
active
07574581
ABSTRACT:
A method of communicating between processing units on different integrated circuit chips in a multi-processor computer system by issuing a command from a source processing unit to a destination processing unit, receiving the command at the destination processing unit while the destination processing unit is processing program instructions, and accessing free-running, scan registers in clock-controlled components of the destination processing unit without interrupting processing of the program instructions by the destination processing unit. The access may be a read from status or mode registers of the destination processing unit, or write to control or mode registers. Many processing units can be interconnected in a ring topology, and the access command can be passed from the source processing unit through several other processing units before reaching the destination processing unit.
REFERENCES:
patent: 4742511 (1988-05-01), Johnson
patent: 5796995 (1998-08-01), Nasserbakht et al.
patent: 04151754 (1992-05-01), None
patent: 06276197 (1994-09-01), None
patent: 10011319 (1998-01-01), None
Iyer et al., Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors, 2002.
Josephson et al., Test Features of the HP PA71OOLC Processor, 1993.
Borroso et al, Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing, 2000.
Floyd Michael Stephen
Leitner Larry Scott
Reick Kevin Franklin
Woodling Kevin Dennis
Baca Matthew W.
International Business Machines - Corporation
Moll Jesse R
Musgrove Jack V.
Patel Niketa I
LandOfFree
Cross-chip communication mechanism in distributed node... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cross-chip communication mechanism in distributed node..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cross-chip communication mechanism in distributed node... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4084571