Electrical computers and digital data processing systems: input/ – Interrupt processing – Source or destination identifier
Reexamination Certificate
2007-09-06
2009-12-01
Stiglic, Ryan M (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
Source or destination identifier
Reexamination Certificate
active
07627706
ABSTRACT:
In some embodiments, an apparatus includes logical interrupt identification number creation logic to receive physical processor identification numbers and create logical processor identification numbers through using the physical processor identification numbers. Each of the logical processor identification numbers corresponds to one of the physical processor identification numbers, and the logical processor identification numbers each include a processor cluster identification number and an intra-cluster identification number. The processor cluster identification numbers are each formed to include a group of bits from the corresponding physical processor identification number shifted in position, and the intra-cluster identification numbers are each formed in response to values of others of the bits of the corresponding physical processor identification number. Other embodiments are described.
REFERENCES:
patent: 5613128 (1997-03-01), Nizar et al.
patent: 5724527 (1998-03-01), Karnik et al.
patent: 6665761 (2003-12-01), Svenkeson et al.
patent: 6687818 (2004-02-01), Svenkeson et al.
patent: 6983339 (2006-01-01), Rabe et al.
patent: 7039740 (2006-05-01), Glasco et al.
patent: 7051137 (2006-05-01), Poisner
patent: 7089341 (2006-08-01), Kriegel
patent: 7191349 (2007-03-01), Kaushik et al.
patent: 7222203 (2007-05-01), Madukkarumukumana et al.
patent: 7363394 (2008-04-01), Shen et al.
patent: 7496706 (2009-02-01), Nguyen et al.
patent: 2004/0015628 (2004-01-01), Glasco et al.
patent: 2004/0088460 (2004-05-01), Poisner
patent: 2005/0027914 (2005-02-01), Hammalund et al.
patent: 2005/0125580 (2005-06-01), Madukkarumukumana et al.
patent: 2005/0228918 (2005-10-01), Kriegel
patent: 2006/0015668 (2006-01-01), Nguyen et al.
patent: 2007/0067521 (2007-03-01), Shen et al.
patent: 2007/0143514 (2007-06-01), Kaushik et al.
patent: 2007/0157197 (2007-07-01), Neiger et al.
patent: 2007/0239917 (2007-10-01), Orita et al.
patent: 2008/0162762 (2008-07-01), Neiger et al.
Intel Corporation; “Intel® 64 Architecture x2APIC Specification”; Intel Corporation; Document No. 318148; Revision 1; Sep. 2007; all pages.
United States Patent Application, pending—not yet published, U.S. Appl. No. 11/618,456, filed Dec. 29, 2006, to Neiger et al.
United States Patent Application, pending—not yet published, U.S. Appl. No. 11/850,790, filed Sep. 6, 2007, to Kaushik et al.
International Search Report for corresponding matter, mailed May 7, 2009.
Amendment dated Jun. 25, 2009 for U.S. Appl. No. 11/850,790.
Office action dated Mar. 31, 2009 for U.S. Appl. No. 11/850,790.
Crossland James B.
Hood Luke P.
Kaushik Shivnandan D.
Muthrasanallur Sridhar
Parthasarathy Rajesh S.
Aldous Alan K.
Intel Corporation
Stiglic Ryan M
LandOfFree
Creation of logical APIC ID with cluster ID and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Creation of logical APIC ID with cluster ID and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Creation of logical APIC ID with cluster ID and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4126101