Static information storage and retrieval – Systems using particular element – Amorphous
Reexamination Certificate
2009-08-31
2011-10-18
Lam, David (Department: 2827)
Static information storage and retrieval
Systems using particular element
Amorphous
C365S148000, C365S229000, C365S207000
Reexamination Certificate
active
08040721
ABSTRACT:
The present invention provides methods and apparatus for adjusting voltages of bit and word lines to create short programming pulses to program a memory cell. The invention may include setting a first line connected to a memory cell to a first voltage from a first line standby voltage, charging a second line connected to the memory cell to a predetermined voltage from a second line standby voltage, switching the first line from the first voltage to a second voltage, and switching the first line from the second voltage to the first voltage. The voltage difference between the first voltage and the predetermined voltage is such that a safe voltage results that does not program the memory cell. A voltage difference between the second voltage and the predetermined voltage is such that a programming voltage operative to program the memory cell results. The switching operations together may create a first pulse.
REFERENCES:
patent: 5737259 (1998-04-01), Chang
patent: 5982659 (1999-11-01), Irrinki et al.
patent: 6191972 (2001-02-01), Miura et al.
patent: 6545898 (2003-04-01), Scheuerlein
patent: 6618295 (2003-09-01), Scheuerlein
patent: 6625054 (2003-09-01), Lowrey et al.
patent: 6822903 (2004-11-01), Scheuerlein et al.
patent: 6963504 (2005-11-01), Scheuerlein et al.
patent: 7577024 (2009-08-01), Fackenthal et al.
patent: 7813167 (2010-10-01), Porter
patent: 2006/0166455 (2006-07-01), Gordon
patent: 2009/0052227 (2009-02-01), Edahiro
patent: 2009/0207647 (2009-08-01), Maejima
patent: WO 2008-013619 (2008-01-01), None
Thorp et al., U.S. Appl. No. 12/551,548, filed Aug. 31, 2009.
Thorp et al., U.S. Appl. No. 12/551,553, filed Aug. 31, 2009.
International Search Report and Written Opinion of related International Application No. PCT/US2010/045684 Jan. 31, 2011.
Partial International Search of related International Application No. PCT/US2010/045684 Annex to invitation to pay additional fees dated Nov. 18, 2010.
Lee et al., “A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput”, Feb. 14, 2007; 2007 IEEE International Solid-State Circuits Conference, Session 26/Non-Volatile Memories/26.1, pp. 472, 473 and 616.
Hanzawa et al., “A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current”, 2007 IEEE International Solid-State Circuits Conference, Session 26/Non-Volatile Memories/26.2, pp. 474, 475 and 616.
Office Action of U.S. Appl. No. 12/551,548 mailed Jan. 6, 2011.
Apr. 5, 2011 Reply to Jan. 6, 2011 Office Action of related U.S. Appl. No. 12/551,548.
Notice of Allowance of related U.S. Appl. No. 12/551,548 mailed May 23, 2011.
Scheuerlein Roy E.
Thorp Tyler
Dugan & Dugan PC
Lam David
SanDisk 3D LLC
LandOfFree
Creating short program pulses in asymmetric memory arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Creating short program pulses in asymmetric memory arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Creating short program pulses in asymmetric memory arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4283419