Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-07-18
2006-07-18
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07080348
ABSTRACT:
A method of creating a logical device performing polynomial division includes using a hardware description language to build code directly describing synthesizable logic for performing the polynomial division. The logic is then implemented on a target device. The code receives as inputs a parameter identifying a polynomial and a parameter identifying a number of data bits for which the polynomial division is performed. For a given n-degree polynomial, performing the polynomial division includes calculating a next n-term remainder for a data unit having d terms.
REFERENCES:
patent: 5905664 (1999-05-01), Ko et al.
patent: 6295626 (2001-09-01), Nair et al.
patent: 6442747 (2002-08-01), Schzukin
patent: 6587590 (2003-07-01), Pan
patent: 6883132 (2005-04-01), Dotson
patent: 6968492 (2005-11-01), Annadurai et al.
patent: 2002/0144208 (2002-10-01), Gallezot et al.
Agilent Technologie,s Inc.
Doan Nghia M.
Thompson A. M.
LandOfFree
Creating polynomial division logical devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Creating polynomial division logical devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Creating polynomial division logical devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3612524