Creating optimized physical implementations from high-level desc

Details Creating optimized physical implementations from high-level desc Creating optimized physical implementations from high-level desc

1998-01-30

2000-11-07

Lintz, Paul R.

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

716 2, G06F 1750

Patent

active

061451177

ABSTRACT:
An electronic design automation system provides optimization of RTL models of electronic designs, to produce detailed constraints and data precisely defining the requirements for the back-end flows leading to design fabrication. The system takes an RTL model of an electronic design and maps it into an efficient, high level hierarchical representation of the hardware implementation of the design. Automatic partitioning partitions the hardware representation into functional partitions, and creates a fully characterized performance envelope for a range of feasible implementations for each of the partitions, using accurate placement based wire load models. Chip-level optimization selects and refines physical implementations of the partitions to produce compacted, globally routed floorplans. Chip-level optimization iteratively invokes re-partitioning passes to refine the partitions and to recompute the feasible implementations. In this fashion, a multiple-pass process converges on an optimal selection of physical implementations for all partitions for the entire chip that meet minimum timing requirements and other design goals. The system outputs specific control and data files which thoroughly define the implementation details of the design through the entire back-end flow process, thereby guaranteeing that the fabricated design meets all design goals without costly and time consuming design iterations.

REFERENCES:
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 5526277 (1996-06-01), Dangelo et al.
patent: 5530841 (1996-06-01), Gregory et al.
patent: 5537580 (1996-07-01), Giomi et al.
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5544066 (1996-08-01), Rostoker et al.
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5557531 (1996-09-01), Rostoker et al.
patent: 5572436 (1996-11-01), Dangelo et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5870308 (1999-02-01), Dangelo
Alpert, C. J., Chan, T., Huang D. J.-H., Markov, I., and Yan K., "Quadratic Placement Revisted," Association for Computing Machinery, Inc., Design Automation Conference, pp. 752-757, Jun. 1997.
Nair, R., Berman, C. L., Hauge, P. S., and Yoffa, E. J., "Generation of Performance Constraints for Layout," IEEE Transactions on Computer-Aided Design, vol. 8, No. 8, pp. 860-874, Aug. 1989.
Venkatesh, S. V., "Hierarchical Timing-Driven Floorplanning and Place and Route Using a Timing Budgeter," IEEE 1995 Custom Integrated Circuits Conference, pp. 469-472.
Dutt, N.D., et al., "RT Component Sets for High-Level Design Applications", VLSI Design, 1997, Gordon & Breach, Switzerland, vol. 5, No. 2, pp. 155-165.
Kumar, T., et al., "Hierarchical Behavioral Partitioning for Multicomponent Synthesis", Proceesings Euro-Dac '96, European Design Automation Conference with Euro-VHDL '96 and Exhibition (CAT No. 96CB36000), Proceedings Euro-Dac '96. European Design Automation Conference with Euro-VHDL, Sep. 1996, pp. 212-217, Los Alamitos, CA.
Tuck, B., "RTL floorplanner predicts timing, power for deep-submicron Ics", Computer Design International Edition, Mar. 1996, Pennwell Publishing, USA, vol. 35, No. 4, pp. 56-59.
Shahid, Kham, :RTL Foorplanning Speeds Deep-Submicron Design, Computer Design, vol. 35, No. 2, Feb. 1996, pp. 103-106.
International Search Report in PCT Appl. PCT/US99/01965.

Affiliated with

Also associated with

Rating

Creating optimized physical implementations from high-level desc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Creating optimized physical implementations from high-level desc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Creating optimized physical implementations from high-level desc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1652905