Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-11-28
2006-11-28
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07143367
ABSTRACT:
An electronic design automation system provides optimization of RTL models of electronic designs, to produce detailed constraints and data precisely defining the requirements for the back-end flows leading to design fabrication. The system takes a RTL model of an electronic design and maps it into an efficient, high level hierarchical representation of the hardware implementation of the design. Automatic partitioning partitions the hardware representation into functional partitions, and creates a fully characterized performance envelope for a range of feasible implementations for each of the partitions, using accurate placement based wire load models. Chip-level optimization selects and refines physical implementations of the partitions to produce compacted, globally routed floorplans. Chip-level optimization iteratively invokes re-partitioning passes to refine the partitions and to recompute the feasible implementations. In this fashion, a multiple-pass process converges on an optimal selection of physical implementations for all partitions for the entire chip that meet minimum timing requirements and other design goals. The system outputs specific control and data files which thoroughly define the implementation details of the design through the entire back-end flow process, thereby guaranteeing that the fabricated design meets all design goals without costly and time consuming design iterations.
REFERENCES:
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 5526277 (1996-06-01), Dangelo et al.
patent: 5530841 (1996-06-01), Gregory et al.
patent: 5537580 (1996-07-01), Giomi et al.
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5544066 (1996-08-01), Rostoker et al.
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5557531 (1996-09-01), Rostoker et al.
patent: 5572436 (1996-11-01), Dangelo et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5870308 (1999-02-01), Dangelo
patent: 6216252 (2001-04-01), Dangelo et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6360356 (2002-03-01), Eng
patent: 0 539 641 (1993-05-01), None
patent: WO 96/02038 (1996-01-01), None
Alpert, C. J. et al., “Quadratic Placement Revisited,” Association for Computing Machinery, Inc., Design Automation Conference, pp. 752-757, Jun. 1997.
Dutt, N.D. et al., “RT Component Sets for High-Level Design Applications,”VLSI Design, Gordon & Breach, Switzerland, vol. 5, No. 2, pp. 155-165, 1997.
Kumar, T. et al., “Hierarchical Behavioral Partitioning for Multicomponent Synthesis,” Proceedings Euro-Dac '96, European Design Automation Conference with Euro-VHDL '96 and Exhibition (CAT No. 96CB36000), pp. 212-217, Los Alamitos, CA., Sep. 1996.
Nair, R. et al., “Generation of Performance Constraints for Layout,”IEEE Transactions on Computer-Aided Design, vol. 8, No. 8, pp. 860-874, Aug. 1989.
Shahid, Kham, “RTL Foorplanning Speeds Deep-Submicron Design,”Computer Design, vol. 35, No. 2, pp. 103-106, Feb. 1996.
Tuck, B., “RTL floorplanner predicts timing, power for deep-submicron ICs”,Computer DesignInternational Edition, Pennwell Publishing, USA, vol. 35, No. 4, pp. 56-59, Mar. 1996.
Venkatesh, S. V., “Hierarchical Timing-Driven Floorplanning and Place and Route Using a Timing Budgeter,” IEEE Custom Integrated Circuits Conference, pp. 469-472, 1995.
International Search Report, PCT/US99/01965, 4 pages, Aug. 4, 1999.
Alcatel Telecommunications Review, 2nd Quarter, 1996,The Challenge of Designing Million-Transistor ASICs, H. Casier et al., pp. 122-129.
31st Design Automation Conference®, San Diego, CA, Jun. 6-10, 1994,Technology Mapping Using Fuzzy Logic, Sasan Iman et al., pp. 333-338.
Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pp. 99-105.
Hewlett-Packard Journal, Feb. 1995, vol. 46, No. 1,Shortening the Time to Volume Production of High-Performance Standard Cell ASICs, Jay D. McDougal et al., pp. 91-96.
Layout-DrivenRTL Binding Techniques for High-Level Syntrhesis, Min Xu et al., 1996 IEEE, pp. 33-38.
Proceedings of the IEEE 1989 Custom Integrated Circuits Conference, May 15-18, 1989,LOGOPT-A Multi-Level Logic Synthesis and Optimization System, Ajit M. Prabhu, pp. 4.1.1-4.1.4.
McFarland, M.C., et al., “Tutorial on High-Level Synthesis”, Proceedings of the 25thACM/IEEE Design Automation Conference, Anaheim, CA, Jun. 12-15, 1988; IEEE, Piscataway, NJ, USA; pp. 330-336.
Dutta, R., et al., “Distributed Design-Space Exploration for High-Level Synthesis Systems”, Proceedings of the 29thACM/IEEE Design Automation Conference, Anaheim, CA, Jun. 8-12, 1992; IEEE Comp. Soc. Press, US, Conf. 29, pp. 644-650.
European Search Report for corresponding European application No. 99 903 493.7-2201, dated Oct. 17, 2005.
Do Thuan
Sterne Kessler Goldstein & Fox P.L.L.C.
Tera Systems, Inc.
LandOfFree
Creating optimized physical implementations from high-level... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Creating optimized physical implementations from high-level..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Creating optimized physical implementations from high-level... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3638892