Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system
Reexamination Certificate
2007-06-12
2007-06-12
Rodriguez, Paul (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Reexamination Certificate
active
10125198
ABSTRACT:
A technique for distributed processing a partitioned model is provided based on tight functional coupling of multiple submodels of the model. The technique includes, in one embodiment, providing each submodel with a generic coupler to enable processing of the submodel on any simulator instance of any simulator. Submodels coupled with the generic couplers can be processed on the same or different computing units. The generic couplers facilitate communication between submodels through a common communication directory (CCD) by using functions of a generic coupler shared library. The generic couplers further use functions of the shared library to ensure integrity of data transmitted between submodels.
REFERENCES:
patent: 5440697 (1995-08-01), Boegel et al.
patent: 5442772 (1995-08-01), Childs et al.
patent: 5561787 (1996-10-01), Amorim et al.
patent: 5621670 (1997-04-01), Maeda et al.
patent: 5794005 (1998-08-01), Steinman
patent: 5801938 (1998-09-01), Kalantery
patent: 5862361 (1999-01-01), Jain
patent: 5881267 (1999-03-01), Dearth et al.
patent: 5919250 (1999-07-01), Shimokawa
patent: 5933794 (1999-08-01), Stalzer
patent: 5956261 (1999-09-01), Blaauw et al.
patent: 6074427 (2000-06-01), Fought et al.
patent: 6110217 (2000-08-01), Kazmierski et al.
patent: 6134514 (2000-10-01), Liu et al.
patent: 6195628 (2001-02-01), Blaauw et al.
patent: 6339836 (2002-01-01), Eisenhofer et al.
patent: 1059593 (2000-12-01), None
Manjikian and Loucks; “High Performance Parallel Logic Simulation on a Network of Workstations”, Proc. 7th Workshop on Parllel and Distributed Simulation (PADS), vol. 23, No. 1, pp. 76-84, 1993.
Douglas J. Smith, “HDL Chip Design: A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog”, Mar. 1998, Doone Publications, ISBN: 0965193438, p. 39.
“Packing Algorithm For Massively Distributed Simulation Engine”, IBM Technical Disclosure Bulletin, D.K. Beece and D.S. Kung, vol. 34, No. 11, Apr. 1992, pp. 62-67.
“Exploiting Time Petri Net Properties for Distributed Simulation Partitioning”, Chiola, G. et al., Proceedings of the Twenty-Sixth Hawaii International Conference on System Sciences, Wailea, Jan. 5-8, 1993, vol. 2, pp. 194-203.
“Research of Distributed Discrete Event Simulation System Processes Scheduling and Communication”, Xu Weimin, Beijing International Conference on System Simulation and Scientific Computing, Bejing, Oct. 23-26, 1989, vol. 1, pp. 382-386.
“dCONES: a Distributed Concurrent Environment for VLSI Circuit Simulation”, Salama, R. et al., SCS Multiconference on Multiprocessors and Array Processors, San Diego, Feb. 3-4, 1988, Proceedings of MAPCON IV: Special Processing, pp. 38-43.
“Hybrid Model for Distributed and Concurrent Simulation”, Hou, T.Y. et al., SCS Multiconference on Distributed Simulation, San Diego, Feb. 3-5, 1988, Proceedings of Discributed Simulation 1988, pp. 21-24.
Mellors William K.
Rich Marvin J.
Campbell John E.
Heslin Rothenberg Farley & & Mesiti P.C.
International Business Machines - Corporation
Ochoa Juan Carlos
Radigan, Esq. Kevin P.
LandOfFree
Coupler interface for facilitating distributed simulation of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Coupler interface for facilitating distributed simulation of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coupler interface for facilitating distributed simulation of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3853513