Countermeasure method for a microcontroller based on a...

Electrical computers and digital processing systems: support – Data processing protection using cryptography – Tamper resistant

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S220000, C712S245000

Reexamination Certificate

active

07376844

ABSTRACT:
A countermeasure method for a microcontroller that executes sequences of instructions. The instructions are executed according to a pipeline method. At least one waiting time is randomly introduced between two consecutive instructions and/or within at least one instruction. The method is implemented by the electronics of the microcontroller rather than by software addition.

REFERENCES:
patent: 4077061 (1978-02-01), Johnston et al.
patent: 4910671 (1990-03-01), Kitamura et al.
patent: 5761466 (1998-06-01), Chau
patent: 5944833 (1999-08-01), Ugon
patent: 6470291 (2002-10-01), Goker et al.
patent: 6575373 (2003-06-01), Nakano
patent: 0 977 108 (2000-02-01), None
patent: 0 977 108 (2000-02-01), None
patent: 2 745 924 (1997-09-01), None
Cohen, Frederick, B.,Operating system protection through program evolution, Computers & Security, vol. 12, No. 6, Oct. 1993, pp. 565-584, Oxford, GB.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Countermeasure method for a microcontroller based on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Countermeasure method for a microcontroller based on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Countermeasure method for a microcontroller based on a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2785099

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.