Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-10-25
2005-10-25
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06959426
ABSTRACT:
A method and apparatus for scan design architecture with non-scan testing cost is disclosed. In one embodiment, the method comprises: transforming a plurality of sequential cells for a sequential circuit to a plurality of controllable and observable cells for a combinational circuit; connecting said plurality of sequential cells with at least one shifter registers; obtaining at least one scan chains; and substituting the ATPG step for said sequential circuit with the ATPG for said combinational circuit. In another embodiment, the apparatus comprises: means for transforming a plurality of sequential cells for a sequential circuit to a plurality of controllable and observable cells for a combinational circuit; means for connecting said plurality of sequential cells with at least one shifter registers; means for obtaining at least one scan chains; and means for substituting the ATPG step for said sequential circuit with the ATPG for said combinational circuit.
REFERENCES:
patent: 5703789 (1997-12-01), Beausang et al.
patent: 5828579 (1998-10-01), Beausang
patent: 6106568 (2000-08-01), Beausang et al.
patent: 6195776 (2001-02-01), Ruiz et al.
Nicola Nicolici, “Multiple Scan chains for Power Minimization during Test Application in Sequential Circuit” IEEE, Jun. 2002, pp 721-734.
Samy et al, “Iddq Test Pattern Generation for Scan Chain Latches and Flip-Flops” IEEE, 1997, pp 2-6.
Kuen-Jong Lee et al., “Using a Single Input to Support Multiple Scan Chains”, Dept. of E.E., pp. 74-78.
Soo Young Lee et al., “Test Application Time Reduction for Sequential Circuits with Scan”, 1995 IEEE vol. 14, No. 9, pp. 1128-1140.
Ilker Hamzaogly et al., “Reducing Test Application Time for Full Scan Embedded Cores”, Center for Reliable & High Performance Computing; 8 pages.
Sridhar Narayanan et al., “Reconfiguration Techniques for a Single Scan Chain”, 1995 IEEE vol.,. 14, Nos. 6, pp. 750-765.
Hideo Fujiwara et al., “Parity-Scan Design to Reduce the Cost of Test Application”, 1992 IEEE, pp. 283-292.
Sridhar Narayanan et al., “Optimal Configuring of Multiple Scan Chains”, 1993 IEEE, pp. 1121-1131.
Nicola Nicolici et al., “Multiple Scan Chains for Power Minimization During Test Application in Sequential Circuits”, IEEE Jun. 2002, vol. 51, No. 6, ps. 721-734.
Dong Xiang et al., Handling the Pin Overhead Problem of DFTs for High-Quality and At-Speed Tests, 2002 IEEE, vol. 21, No. 9, pg.s 1105-1113.
Dhiraj K. Pradhan et al., “A Novel Scheme to Reduce Test Application Time in Circuits with Full Scan”, 1995 IEEE, vol. 14, No. 12, pp. 1577-1585.
Dong Xiang et al., “A Multiple Phase Partial Scan Design Method” 2001 IEEE, pp. 17-22.
Hsu et al., “A Case Study on the Implementation of the Illinois Scan Architecture”, 2001 IEEE pp. 538-547.
Chen Ming-Jing
Gu Shan
Sun Jiaguang
Xiang Dong
Schmeiser Olsen & Watts
Siek Vuthe
Tat Binh
Tsinghua University
LandOfFree
Cost-effective scan architecture and a test application... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cost-effective scan architecture and a test application..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cost-effective scan architecture and a test application... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3490029