Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2005-05-18
2009-06-23
Ellis, Kevin L (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C713S320000
Reexamination Certificate
active
07552304
ABSTRACT:
Methods, apparatus and software products are described for design-time data-assignment techniques for hierarchical memories, e.g., multi-banked memories in an essentially digital system as well as methods, apparatus and software products for run-time memory management techniques of such a system. Memory assignment techniques are described for assigning data to a hierarchical memory particularly for multi-tasked applications where data of dynamically created/deleted tasks is allocated at run-time. The energy consumption of hierarchical memories such as multi-banked memories depends largely on how data is assigned to the memory banks. Methods, apparatus and software products are described for design-time data-assignment techniques for hierarchical memories, e.g., multi-banked memories in an essentially digital system which improve a cost function such as energy consumption.
REFERENCES:
V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. Irwin, “Hardware and Software Techniques for Controlling DRAM Power Modes”, IEEE Trans. Computers, 50(11):1154-1173, Nov. 2001.
Berger et al., Hoard: A scalable memory allocator for multithreaded applications,ASPLOS 2000Cambridge, MA USA, 12 pgs (2000).
Chang et al., Array allocation taking into account SDRAM characteristics, Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific Yokohama, Japan Jan. 25-28, 2000, Piscataway, NJ, IEEE, pp. 497-502 (2000).
Delaluz et al., Hardware and software techniques for controlling DRAM power modes, IEEE Transactions on Computers, 50(11):1154-1173 (2001).
Furber, ARM System Architecture, Addison-Wesley, pp. 271-286.
Itoh, VLSI Memory Chip Design, Springer, pp. 339-387.
John, Data placement schemes to reduce conflicts in interleaved memories,The Computer Journal, 43(2):138-151 (2000).
Marchal et al., SDRAM-energy-aware memory allocation for dynamic multi-media applications on multi-processor platforms, Design, Automation and Test in Europe Conference and Exhibition, 2003 Munich, Germany, Mar. 3-7, 2003, Los Alamitos, CA, IEEE Comput. Soc., pp. 516-521 (2003).
Panda, Memory bank customization and assignment in behavioral synthesis, Computer-Aided Design, 1999, Digest of Technical Papers. 1999 IEEE/ACM International Conference on San Jose, CA, IEEE, pp. 477-481 (1999).
Yang et al., Managing dynamic concurrent tasks in embedded real-time multimedia systems, 15th International Symposium on System Synthesis, ISSS, Kyoto, Japan, Oct. 2-4, 2000, International Symposium on System Synthesis, ISSS, New York, NY, pp. 112-119 (2002).
Bruni Davide
Catthoor Francky
Gomez Jose Ignacio
Marchal Paul
Ellis Kevin L
Interuniversitair Microelektronica Centrum (IMEC)
Knobbe Martens Olson & Bear LLP
Rutz Jared I
LandOfFree
Cost-aware design-time/run-time memory management methods... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cost-aware design-time/run-time memory management methods..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cost-aware design-time/run-time memory management methods... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4147414