Correction of width violations of dummy geometries

Details Correction of width violations of dummy geometries Correction of width violations of dummy geometries

2005-05-10

2005-05-10

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C326S101000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06892363

ABSTRACT:
Automated techniques to correct certain rule violations with respect to non-design geometries are used, simplifying and automating the design layout of an electronic circuit, whether embodied as a design encoding or as a fabricated electronic circuit. Correcting minimum width rule violations of non-design geometries is accomplished by forming one or more cutting areas adjoining one or more erroneous edges of a non-design geometry, and deducting the cutting areas form the non-design geometry, splitting the non-design geometry into two or more remaining non-design geometries. Any slivers of remaining non-design geometries, i.e., any pieces that are smaller than a minimum size amount, are removed. Cutting areas are formed by stretching ends of erroneous edge segments by a minimum width rule amount and sizing the stretched edge segments which are inside the non-design geometry outward by a minimum spacing rule amount.

REFERENCES:
patent: 5926723 (1999-07-01), Wang
patent: 5970238 (1999-10-01), Shibata et al.
patent: 6063132 (2000-05-01), DeCamp et al.
patent: 6189136 (2001-02-01), Bothra
patent: 6297668 (2001-10-01), Schober
patent: 6418551 (2002-07-01), McKay et al.
patent: 6434721 (2002-08-01), Chiluvuri et al.
patent: 6446239 (2002-09-01), Markosian et al.
patent: 6470489 (2002-10-01), Chang et al.
patent: 20020127479 (2002-09-01), Pierrat
patent: 20030061583 (2003-03-01), Malhotra
patent: 20030084418 (2003-05-01), Regan
patent: WO0142994 (2001-06-01), None
Yu Chen et al., “Hierarchical Dummy Fill for Process Uniformity,” Proc. Asia and South Pacific Design Automation Conf, Jan. 2001, pp. 139-144.
Andrew B. Kahng et al., “Filling Algorithms and Analyses for Layout Density Control,” IEEE Trans. Computer Aided Design 18(4) (1999) pp. 445-462.
U.S. patent application Ser. No. 10/201,102, titled “Automated Design Rule Violation Correction When Adding Dummy Geometries To A Design Layout” filed Jul. 23, 2002, naming inventor Mu-Jing Li.
U.S. patent application Ser. No. 10/201,072, titled “Correction Of Spacing Violations Between Dummy Geometries And Wide Class Objects Of Design Geometries” filed Jul. 23, 2002, naming inventor Mu-Jing Li.
U.S. patent application Ser. No. 10/201,071, titled “Correction Of Spacing Violations Between Design Geometries And Wide Class Objects Of Dummy Geometries” filed Jul. 23, 2002, naming inventor Mu-Jing Li.
U.S. patent application Ser. No. 10/201,044, titled “Correction Of Spacing Violations Between Wide Class Objects Of Dummy Geometries” filed Jul. 23, 2002, naming inventor Mu-Jing Li.

Affiliated with

Also associated with

Rating

Correction of width violations of dummy geometries does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Correction of width violations of dummy geometries, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Correction of width violations of dummy geometries will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3446392