Core memory controlled by auxiliary core

Details Core memory controlled by auxiliary core Core memory controlled by auxiliary core

1981-07-16

1984-03-13

Moffitt, James W.

Static information storage and retrieval

Read/write circuit

Signals

365130, 365209, G11C 702

Patent

active

044371730

ABSTRACT:
A core memory utilizes an auxiliary core that is driven concurrently with selected data cores to increase tolerances by automatically tracking the peaking time and the output magnitude. Wide variations in both the magnitude and duration of core output switching signals are compensated by use of the auxiliary core to control the sensing strobe time during a read part cycle and drive current duration during both read and write part cycles. Subtracting half of the auxiliary core output switching signal from a selected data core output switching signal normalizes the difference about zero volts with a one being indicated by the presence of a positive voltage and a zero by a negative voltage. With the reference threshold at zero there is no precise adjustment. Since the peak of the auxiliary core output tracks the peak of the selected data core output, substantial changes in the peaking and switching times do not interfere with accurate determinations of data core data states.

REFERENCES:
patent: 3054988 (1962-09-01), Edwards et al.
patent: 3641519 (1972-02-01), Ashley

Affiliated with

Also associated with

Rating

Core memory controlled by auxiliary core does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Core memory controlled by auxiliary core, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Core memory controlled by auxiliary core will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-495910