Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-10-30
2007-10-30
Chu, Gabriel (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S012000, C714S049000
Reexamination Certificate
active
10818975
ABSTRACT:
A device is provided which includes a first microprocessor core to generate a first output signal; a second microprocessor core to generate a second output signal; a switching fabric having a first input/output port; and lockstep logic, coupled between the first input/output port of the switching fabric and the first and second microprocessor cores, to detect whether the first output signal differs from the second output signal.
REFERENCES:
patent: 4785453 (1988-11-01), Chandran et al.
patent: 5226152 (1993-07-01), Klug et al.
patent: 5276823 (1994-01-01), Cutts et al.
patent: 5434997 (1995-07-01), Landry et al.
patent: 5948111 (1999-09-01), Taylor et al.
patent: 6065135 (2000-05-01), Marshall et al.
patent: 6247144 (2001-06-01), Macias-Garza et al.
patent: 6393582 (2002-05-01), Klecka et al.
patent: 6473869 (2002-10-01), Bissett et al.
patent: 6499048 (2002-12-01), Emrys
patent: 6604177 (2003-08-01), Kondo et al.
patent: 6615366 (2003-09-01), Grochowski et al.
patent: 6625749 (2003-09-01), Quach
patent: 6640313 (2003-10-01), Quach
patent: 6751698 (2004-06-01), Deneroff et al.
patent: 6820213 (2004-11-01), Somers et al.
patent: 7017073 (2006-03-01), Nair
patent: 7055060 (2006-05-01), Nguyen et al.
patent: 2001/0034824 (2001-10-01), Mukherjee
patent: 2001/0034854 (2001-10-01), Mukherjee
patent: 2002/0073357 (2002-06-01), Dhong et al.
patent: 2002/0133745 (2002-09-01), Okin
patent: 2002/0144177 (2002-10-01), Kondo et al.
patent: 2002/0152418 (2002-10-01), Griffin et al.
patent: 2002/0152420 (2002-10-01), Chaudhry et al.
patent: 2003/0005380 (2003-01-01), Nguyen et al.
patent: 2005/0108509 (2005-05-01), Safford
patent: 2005/0240793 (2005-10-01), Safford
patent: 0201356 (1986-11-01), None
patent: WO94/08293 (1993-09-01), None
patent: WO 02/084490 (2002-10-01), None
Delano Eric Richard
Lyles Christopher L.
Safford Kevin David
Chu Gabriel
Hewlett--Packard Development Company, L.P.
LandOfFree
Core-level processor lockstepping does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Core-level processor lockstepping, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Core-level processor lockstepping will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3827882