Core clock alignment circuits that utilize clock phase...

Details Core clock alignment circuits that utilize clock phase... Core clock alignment circuits that utilize clock phase...

2006-03-27

2009-08-04

Tsai, Henry W. H. (Department: 2184)

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

C710S061000, C710S071000, C713S375000, C713S400000, C713S503000

Reexamination Certificate

active

07571267

ABSTRACT:
Core clock alignment circuits include a serial-in parallel-out (SIPO) data processing circuit, which is configured to generate a plurality of lanes of deserialized data in response to a corresponding plurality of lanes of serialized data. The SIPO data processing circuit is further configured to generate a plurality of recovered clock signals from corresponding ones of the plurality of lanes of serialized data. These recovered clock signals may be out-of-phase relative to each other. The devices also include a plurality of lane FIFOs, which are configured to receive respective ones of the plurality of lanes of deserialized data and respective ones of the plurality of recovered clock signals at write ports thereof. A core clock alignment circuit is provided, which may be electrically coupled to the plurality of lane FIFOs. The core clock alignment circuit is configured to perform clock phase learning operations to generate a core clock in response to detecting a plurality of training state headers received by the plurality of lane FIFOs. This core clock may be provided to read ports of the plurality of lane FIFOs to thereby synchronize FIFO read operations.

REFERENCES:
patent: 6208667 (2001-03-01), Caldara et al.
patent: 6650141 (2003-11-01), Agrawal et al.
patent: 6748549 (2004-06-01), Chao et al.
patent: 7003066 (2006-02-01), Davies et al.
patent: 7180972 (2007-02-01), Venkata et al.
patent: 7330502 (2008-02-01), Hotta
patent: 7356756 (2008-04-01), Chan et al.
patent: 2002/0075981 (2002-06-01), Tang et al.
patent: 2003/0117864 (2003-06-01), Hampel et al.
patent: 2003/0122696 (2003-07-01), Johnson et al.
patent: 2004/0105292 (2004-06-01), Matsui
patent: 2004/0236877 (2004-11-01), Burton
patent: 2007/0006011 (2007-01-01), Martin et al.
patent: 1 521 179 (2005-04-01), None
patent: 2004 139552 (2004-05-01), None
Demerjian, Charlie, “Intel FB-DIMMs to offer real memory breakthroughs, Part One Fully buffered DIMMs take shape,” http://www.theinquirer.net/print.aspx?article=15167&print=1, Printed Apr. 5, 2005, 2 pages.
Demerjian, Charlie, “There's magic in the Intel FB-DIMM old buffer, Part Two Memory technologies,” http://www.theinquirer.net/print.aspx?article=15189&print=1, Printed Apr. 5, 2005, 4 pages.
Demerjian, Charlie, “The beauty of Intel's FB-DIMM architecture, Part Three Conclusion,” http:/www.theinquirer.net/print.aspx?article=15214&print=1, Printed Apr. 5, 2005, 4 pages.
“Advanced Memory Buffer,” NEC Electronics America, Inc., http://www.necelam.com/interface/index.php?Subject=AMB, Printed Apr. 4, 2005, 2 pages.
“Moore, Moore, Moore—New Advanced Memory Buffer,” ee Product Center, http://www.eeproductcenter.com/printableArticle.jhtml;jsessionid=CZQ4WRFBFNHLAQS..., Printed Apr. 4, 2005, 3 pages.
“NEC Electronics Showcases Advanced Memory Buffer Technology as a Key Enabling Technology for Increased Bandwidths and Large Memory Capacities at IDF Spring 2005”, Press Release: Mar. 1, 2005, http://www.necel.com/en
ews/archive/0503/0102.html, Printed Apr. 5, 2005, 2 pages.
“What'an AMB (Advance Memory Buffer)?,” NEC Electronics, http://www.necel.com/cgi-bin/print/print.cgi?h=/en.techhighlights/amb/market—needs.html, Printed Apr. 4, 2005, 2 pages.
Razavi, Behzad, “Design of Monolithic Phase-Locked Loops and Clock Recovery Circuits—A Tutorial”, published in Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design, Wiley-IEEE Press, ISBN:0-7803-1149-3, pp. 33-36, Apr. 1996.
“Advanced Memory Buffer, μPD720900 Supports Fully Buffered DIMM Interface,” Sep. 2005, NEC Electronics America, Inc., 2 pages.
“Simmtester.com” http://www.simmtester.com/page
ews/printerFormat.asp?num=113&mmd=814116, CST Publications, Copyright 2005, CST, Inc., 4 pages.
NEC Electronics America—Semiconductor Solutions, http://www.am.necel.com/interface/index.php?Subject=AMB, 2005 NEC Electronics, 2 pages.
Vogt, Pete, Fully Buffered DIMM (FB-DIMM) Server Memory Architecture, Intel Corp., Feb. 18, 2004, 33 pages.
David et al., “Fully Buffered DIMM (FB-DIMM) Design Consideration,” Intel Corp., Feb. 18, 2004, 36 pages.

Affiliated with

Also associated with

Rating

Core clock alignment circuits that utilize clock phase... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Core clock alignment circuits that utilize clock phase..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Core clock alignment circuits that utilize clock phase... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4117610