Coordination and synchronization of an asymmetric, single-chip,

Details Coordination and synchronization of an asymmetric, single-chip, Coordination and synchronization of an asymmetric, single-chip,

1996-08-26

1999-11-02

Treat, William M.

Electrical computers and digital processing systems: multicomput

Master/slave computer controlling

G06F 1516

Patent

active

059788380

ABSTRACT:
An integrated multiprocessor architecture simplifies synchronization of multiple processing units. The multiple processing units constitute a general-purpose or control processor and a vector processor which has a single-instruction-multiple-data (SIMD) architecture so that multiple parallel processing units in the vector processor all complete an instruction simultaneously and do not require software synchronization. The control control processor controls the vector processor and creates a fork in a program flow by starting the vector processor. An instruction set for the control processor includes special instructions that enable the control processor to access registers of the vector processor, start or halt execution by the vector processor, and test flags written by the vector processor to indicate completion of tasks. The two processors then execute separate program threads in parallel until the control processor stops the vector processor, an exception is encountered, or the vector processor completes its program thread and enters an idle state. An instruction set for the vector processor includes special instructions that interrupt the first processor to indicate a task is complete. A register coupled to and accessible by both processors stores a state bit indicating whether the vector processor is running or idle. The control processor can synchronize the separate program threads by executing a loop which polls the state bit. When the state bit indicates the vector processor is idle, the general-purpose processor can process results from the vector processor and restart the vector processor.

REFERENCES:
patent: 4916657 (1990-04-01), Morton
patent: 5146592 (1992-09-01), Pfeiffer et al.
patent: 5218211 (1993-06-01), Yoshida
patent: 5327541 (1994-07-01), Reinecke et al.
patent: 5361385 (1994-11-01), Bakalash
patent: 5495588 (1996-02-01), Gibart et al.
patent: 5513366 (1996-04-01), Agarwal et al.
patent: 5515520 (1996-05-01), Hatta et al.
patent: 5530888 (1996-06-01), Amasaki et al.
patent: 5590328 (1996-12-01), Seno et al.
patent: 5689653 (1997-11-01), Karp et al.
patent: 5706478 (1998-01-01), Dye
patent: 5706514 (1998-01-01), Bonola
Brantly, et al., "Double Speed, Single Precision Vector Register Organization Using Double Port Chips", IBM Technical Disclosure Bulletin, vol. 23, No. 9, pp. 4357-4360 (Feb., 1981).

Affiliated with

Also associated with

Rating

Coordination and synchronization of an asymmetric, single-chip, does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Coordination and synchronization of an asymmetric, single-chip, , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coordination and synchronization of an asymmetric, single-chip, will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2150276