Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2005-12-15
2010-10-05
Thai, Tuan V (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
Reexamination Certificate
active
07809903
ABSTRACT:
Provided is a method, system, and program for coordinating access to memory locations for hardware transactional memory transactions and software transactional memory transactions. A hardware transaction executing in hardware transactional memory initiates a request to access a memory location. A fault is returned to the hardware transaction request in response to an operation by one software transaction executing in a software transactional memory.
REFERENCES:
patent: 6640285 (2003-10-01), Bopardikar et al.
patent: 7395382 (2008-07-01), Moir
patent: 7502897 (2009-03-01), Hertzberg et al.
patent: 7542977 (2009-06-01), Hudson et al.
patent: 2002/0108025 (2002-08-01), Shaylor
patent: 2007/0156780 (2007-07-01), Saha et al.
patent: 2007/0156994 (2007-07-01), Akkary et al.
patent: 2007/0162520 (2007-07-01), Petersen
patent: 2007/0186056 (2007-08-01), Saha et al.
patent: 2008/0270745 (2008-10-01), Saha et al.
Ennals, R., “Software Transactional Memory Should Not be Obstruction-Free”, [online], [Retrieved Sep. 14, 2005], retrieved from the Internet at <URL: http://www.cambridge.intel-research.net/˜rennals
otlockfree.pdf>.
Harris, T. and K. Fraser, “Language Support for Lightweight Transactions”,Proceedings of the 18th annual ACM SIGPLAN Conference on Object-oriented Programming, Systems, Languages, and Applications, Oct. 2003, pp. 388-402.
Herlihy, M. and J.E.B. Moss, “Transactional Memory: Architectural Support for Lock-Free Data Structures”,Proceedings of the 20th annual International Symposium on Computer Architecture, 1993, pp. 289-300.
Hewlett-Packard Development Company, “Memory-Relevant Portions of the Processor”, [online], [Retrieved on Sep. 18, 2005], retrieved from the Internet at <URL: http://docs.hp.com/cgi-bin/pf-new.cgi?IN/=/en/5965-4641/ch01s05.html&printable=1>.
Lie, S. and C.S. Anderson, “An Integrated Hardware-Software Approach to Transactional Memory”,MIT Computer Science and Artificial Intelligence Laboratory, Feb. 2004, pp. 1-2. [Abstract].
Lie, S., “An Integrated Hardware-Software Approach to Transactional Memory”,6.895 Theory of Parallel Systems, [Paper], pp. 1-18.
Lie, S., “An Integrated Hardware-Software Approach to Transactional Memory”,6.895 Theory of Parallel Systems, [Presentation], Monday Dec. 8, 2003.
Rajwar, R., M. Herlihy, and K. Lai, “Virtualizaing Transactional Memory”,ACM SIGARCH Computer Architecture News, vol. 33, Issue 2, May 2005, pp. 494-505.
Stenstrom, P., “A Survey of Cache Coherence Schemes for Multiprocessors”,Computer, vol. 23, Issue 6, Jun. 1990, pp. 12-24.
Chang, A., and M. F. Mergen, “801 Storage: Architecture and Programming,” ACM Transactions on Computer Systems, vol. 6, No. 1, Feb. 1988, pp. 28-50, [XP-00004740].
Lev, Y., and J. Maessen, “Towards a Safer Interaction with Transactional Memory by Tracking Object Visibility”, Proceedings of Synchronization and Concurrency In Object-Oriented Languages (SCOOL), Oct. 7, 2005, pp. 31-38, [XP-002432120].
Lie, S., “Hardware Support for Unbounded Transactional Memory”, Master's Thesis, Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science, May 7, 2004, pp. 1, 3, 7, 8, 85-102, [XP-002434838].
Moir, M., “Hybrid Hardware/Software Transactional Memory”, Sun Microsystems, Apr. 8, 2005, 21 pp. [XP002407376].
Moir, M., “Hybrid Transactional Memory”, Announcement Sun Microsystems, Jul. 2005, pp. 1-16, [XP-002407375].
PCT International Search Report and Written Opinion, Jun. 12, 2007, for International Application No. PCT/US2006/046499, 11 pp.
Stonebraker, M., “Virtual Memory Transaction Managment”, Operating Systems Review USA, vol. 18, No. 2, Apr. 1984, pp. 8-16, [XP-002434839].
Sukha, J., “Memory-Mapped Transactions”, Master's Thesis, Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science, Jun. 2005, 92 pp., [XP-002434529].
International Preliminary Report on Patentability (IPRP), Jun. 26, 2008, for International Application No. PCT/US2006/046499, 7 pp.
Stonebraker, M “Virtual memory transaction management” Operating Systems Review USA, vol. 18, No. 2, Apr. 1984, pp. 8-16.
Chang, A. et al. “801 Storage: Architecture and Programming”, ACM Transactions on Computer Systems, ACM, New York, NY, US, vol. 6, No. 1, Feb. 1, 1988, pp. 28-50.
Lev, Y. et al. “Towards a Safer Interaction With Transactional Memory by Tracking Object Visibility”, Proceedings of Synchronization and Concurrency in Object-Oriented Languages (SCOOL), OOPSLA 2005 Workshop, [On line] Oct. 7, 2005, pp. 31-38.
Lie , S: “Hardware Support for Unbounded Transactional Memory” Master's Thesis, Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science, [Online] May 7, 2004, pp. 1, 3, 7, 8, 85-102.
Mark Moir, “Hybrid Transactional Memory,” Jul. 2005, pp. 1-15.
State Intellectual Property Office, P.R. China, First Office Action issued Mar. 1, 2010, in Chinese application serial No. 200680046532.2.
Adl-tabatabai Ali-Reza
Akkary Haitham
Hudson Richard L.
Rajwar Ravi
Saha Bratin
Doan Duc T
Intel Corporation
Thai Tuan V
Trop Pruner & Hu P.C.
LandOfFree
Coordinating access to memory locations for hardware... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Coordinating access to memory locations for hardware..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coordinating access to memory locations for hardware... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4231401