Convolutional encoder and sequential decoder with parallel archi

Details Convolutional encoder and sequential decoder with parallel archi Convolutional encoder and sequential decoder with parallel archi

1990-08-27

1991-05-07

Smith, Jerry

Excavating

371 374, 371 41, G06F 1110

Patent

active

050142763

ABSTRACT:
A sequential encoder/decoder pair for error correction using block and convolutionally encoded data. The encoder includes a block coder with up to t bit error correction capability and a convolutional coder, so that the block encoded bits are also convolutionally coded. The convolutional decoder includes a block decoder, which renders the convolutional decoding process more efficient by reducing the amount of computation required to correct t or fewer errors in a received block of data. Since the most likely error patterns involve the least number of bits, most of the correction is accomplished by block decoding, with only minimal use of the convolutional-encoding algorithm, thus saving valuable computation time for more complex but less likely error patterns. The decoder employs an error pattern estimator and branch metric generator to correct all error patterns using the Fano algorithm, using stored values which are derived from known probability of random errors in the data channel. The decoder feeds an encoded block of data into a replica of the convolutional encoder. The replica encoder calculates a syndrome bit pattern from the combination of the received parity together with parity data calculated using the received block and a given number of previous data blocks, i.e., calculated convolutionally. The syndrome bit can then be used to correct the received data.

REFERENCES:
patent: 3078443 (1963-02-01), Rose
patent: 3988677 (1976-10-01), Fletcher
patent: 4038636 (1977-07-01), Doland
patent: 4159469 (1979-06-01), Zdunek
patent: 4179710 (1979-12-01), Ishiguro et al.
patent: 4240156 (1980-12-01), Doland
patent: 4312070 (1982-01-01), Coombes
patent: 4375581 (1983-03-01), Jayant
patent: 4464714 (1984-08-01), Huijser et al.
patent: 4496934 (1985-01-01), Furukawa
patent: 4502036 (1985-02-01), Furukawa
patent: 4503420 (1985-03-01), Rub et al.
patent: 4563671 (1986-01-01), Lim et al.
patent: 4581601 (1986-02-01), Calderbank
patent: 4747104 (1988-05-01), Piret
S. Lin, "An Introduction to Error-Correcting Codes", 1970, pp. 311-319.
W. Peterson, "Error-Correcting Codes", 1972, pp. 6-10 and 412-425.
Massey, J. L., "Variable-Length Codes and the Fayo Metric", IEEE Trans. Inf. Theory, IT-18, Jan. 1972, pp. 196-198.
Error-Correction Coding for Digital Communications, Clark and Cain, Plenum Press, 1981 (pp. 297-326) (Chapts. 1-5).
Hagenauer, "High Rate Convolutional Codes with Good Distance Profiles"; IEEE Trans. on Information Theory, vol. IT-23, No. 5, Sep. 1977, pp. 615-618.
Morizono et al., "Digital Video Recording-Some Experiments and Future Considerations", SMPTE Journal (Sep. 1980), vol. 89, No. 9, pp. 658-662.

Affiliated with

Also associated with

Rating

Convolutional encoder and sequential decoder with parallel archi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Convolutional encoder and sequential decoder with parallel archi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Convolutional encoder and sequential decoder with parallel archi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-945343