Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2005-01-18
2005-01-18
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C326S039000
Reexamination Certificate
active
06844757
ABSTRACT:
A circuit is disclosed for a programmable logic device (PLD) environment that converts unordered bits in a PLD domain to fixed-width vectors in a vector domain. The fixed-width vectors may be used within a vector processing block (VPB) that operates on data in vector format. The PLD includes multiple programmable logic blocks that are configurable by a user. The logic blocks operate on data at a bit level resulting in unordered bits of information in a PLD domain. However, a vector processing block operates on data on a vector level (e.g., 8 bits, 16 bits, 32 bits, 64 bits, etc.). Thus, an interface is coupled between the programmable logic blocks and the vector processing block that converts at least a portion of the unordered bits of information from the PLD domain to one or more fixed-width vectors for use in the vector processing block. The interface may also perform scaling and/or sign extension on the unordered bits, to further free up expensive resources in the PLD domain.
REFERENCES:
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4758985 (1988-07-01), Carter
patent: 5197065 (1993-03-01), Calvignac et al.
patent: 5295137 (1994-03-01), Jurkevich
patent: 5754459 (1998-05-01), Telikepalli
patent: 6023742 (2000-02-01), Ebeling et al.
patent: 6262908 (2001-07-01), Marshall et al.
patent: 6275491 (2001-08-01), Prasad et al.
patent: 6289097 (2001-09-01), Gregory et al.
patent: 6362650 (2002-03-01), New et al.
patent: 6363319 (2002-03-01), Hsu
patent: 6538470 (2003-03-01), Langhammer et al.
patent: 20020089348 (2002-07-01), Langhammer
Chameleon Systems—Your Communication Platform; from website www. chameleonsystems.com, 5 pages.
“Tool suite supports reconfigurable processor” article by Richard Goering; published inEE Timeson Aug. 14, 2001, 6 pages.
Xilinx Home; Virtex-II Pro Platform FPGAs; The Platform for Programmable Systems; from website www.xilinx.com, 3 pages.
Xilinx Home; PowerPC Embedded Processor Solution; from website www.xilinx.com, 2 pages.
Xilinx Home; The First Platform FPGA Solution; from website www.xilinx.com, 2 pages.
Xilinx Home; Virtex-II Platform FPGA Features; from website www.xilinx.com, 3 pages.
QuickLogic Home; QuickRAM, Dual-Port Embedded RAM for Extremely High Performance Functions; from website www.quicklogic.com, 3 pages.
QuickLogic Home; QuickDSP, Embedded DSP Building Blocks for High Performance, Complex DSP Designs; from website www.quicklogic.com, 2 pages.
QuickLogic Home; Eclipse, High Performance FPGAs with Enhanced Logic Supercell; from website www.quicklogic.com, 3 pages.
“Re-configurable High Speed Arithmetic Functions in a Non-Volatile FPGA”, written by Rufino T. Olay III, Customer Engineer at QuickLogic, 6 pages, no date.
High Performance Multipliers in QuickLogic FPGAs, written by John Birkner, Jim Jian and Kevin Smith of QuickLogic, 9 pages, no date.
J.C. Alves et al., “RVC—A Reconfigurable Coprocessor for Vector Processing Applications”, IEEE Com. Soc., pp. 258-259 (1998).
“Stratix: Programmable Logic Device Family,” Altera Corporation, Aug. 2002, Ver. 2.1 Data Sheet.
“Silicon,” Xilinx Products website, http://www.xilinx.com/xlnx/xil_prodcat_product.jsp?title+silicon, printed Sep. 16, 2002, 3 pages.
Lattice Semiconductor Corp.
Tran Anh Q.
LandOfFree
Converting bits to vectors in a programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Converting bits to vectors in a programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Converting bits to vectors in a programmable logic device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3402024